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This dissertation is organized as a collection of papers addressing three separate topics. Except for 
the fact that the topics are all associated with mixed-signal integrated circuit design, they are mostly 
unrelated. However, the contributions associated with each were significant enough to warrant their 
inclusion here. 
The first topic addressed is a multistage multipath-compensated amplifier and related dipole 
compression technique. Two papers on the topic are included as Chapters 2 and 3. The first paper 
summarizes the progress that has been made up to this point while the second suggests a strategy for 
extending the existing work toward the ultimate goal of making structures composed of three or more 
gain stages suitable for applications that require fast settling. 
The second topic presented is an interactive computer aided design (CAD) tool called Design 
jExp/orer. It was developed to assist users in manually exploring a design space. Three related 
documents are included as Chapters 4 thru 6. The first document is ajournai paper that describes the 
tool. The second document is the tool's User? The final document describes the process of 
developing some specific models for use with the tool. Source code and compilation tools are also 
included on a supplemental CD-ROM. 
The third, and final, topic describes a simple, compact CMOS transresistor. An /EE 
leffer that describes the circuit is included as Chapter 7. 
The remainder of this chapter is broken into three sections each of which corresponds to one of the 
three topics addressed in this thesis. These sections provide introductory information and other 
comments in an attempt to establish the context necessary to fully appreciate the included 
publications. 
The dissertation concludes with a chapter that briefly summarizes each of the three topics and 
identifies the author's contributions in each area. 
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Multipath Feedforward Compensation & Dipole (Doublet) Compression 
Technique 
Background 
There are many analog integrated circuits and applications that rely upon the accurate transfer of 
charge. Examples include A/D and D/A converters, switched-capacitor Alters, and many sensor 
interface circuits. As an example, consider the switched-capacitor integrator shown in Figure 1. The 
circuit samples the input voltage onto CI during phase 1. During phase 2, the stored charge is 
transferred from CI to C2. The performance of the amplifier is critical in determining the accuracy 
and speed of the charge transfer. A high DC-gain is required to ensure an accurate transfer while 
fast-settling ensures high system throughput. 
Because of their ability to simultaneously achieve adequate DC-gains and large gain-bandwidth 
(GBW) products, single stage amplifiers have traditionally been preferred for charge-transfer 
applications. Figure 2 shows a few of the architectures that have found widespread use. Figure 2(a) 
is the telescopic-cascode, 2(b) is the fblded-cascode, and 2(c) is the regulated-cascode. Other variants 
of these structures such as the fblded-regulated-cascode have found use as well. 







(a) (b) (c) 
Fig. 2 Single stage amplifiers (a) telescopic-cascode, (b) fblded-cascode, (c) regulated cascode 
To obtain an adequate DC-gain using only a single-stage, the single-stage architectures rely on a 
technique termed cosccx&Mg. Cascoding is an output impedance enhancement technique involves 
vertically stacking devices between the supply rails. In Fig. 2, the cascode transistors are rendered in 
a lighter color than the other transistors. The problem with cascoding is that each of the devices 
stacked between the supply rails consumes some of the available supply range, thus the available 
room for output signal swing is diminished. As a result, for a fixed supply voltage, cascoded 
architectures have reduced output signal swing capability when compared to non-cascoded structures. 
Equivalently, for a fixed signal swing, cascoded output stages exhibit higher minimum supply 
voltages than their non-cascoded counterparts. 
As supply voltages have declined, the single-stage cascoded architectures have become unsuitable for 
some applications because the signal swing capability is unacceptably small. As a result, designers 
have begun to consider alternative architectures. One example that has found use is the two-stage 
structure shown in Fig. 3. 
T 
Fig. 3 Two stage amplifier 
Note, in Fig. 3 that the first stage is cascoded while the second stage is not. The absence of cascode 
transistors in the output stage results in good output swing capability. A high DC-gain is achieved by 
cascoding the first stage. Signal swing is not a problem at the output of the first stage because the 
second stage has a gain which is typically greater than 5. As a result, the signal swing at the output of 
the first stage is the magnitude of the output swing scaled by the reciprocal of the gain of the second 
stage, e.g., if the full-scale output swing is IV. and the gain of the second stage is 10, the swing at the 
output of the first stage is only 0. IV. 
It needs to be mentioned that, two-stage structures, such as the one shown in Fig. 3, need to be 
compensated to ensure stability with negative feedback. Pole-splitting Miller compensation with a 
nulling resistor to flip the right half-plane zero into the left half-plane is the most commonly used 
technique to compensate two-stage amplifiers. 
In the progression to finer process feature sizes, it is projected that supply voltages will decline even 
further. Furthermore, the characteristics of the active devices may degrade making the design of 
high-gain amplifiers even more difficult. At some point, cascoding becomes infeasible altogether. At 
that time, designers will be forced to switch to alternative amplifier topologies that do not rely on 
cascoding. 
In anticipation of that moment, research into the alternative low-voltage compatible 
gain-enhancement techniques should be performed today. The field of potential solutions should be 
studied and the solutions ranked according to their performance. The goal is to develop an 
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amplification technique that is compatible with very low supply voltages, yet it should exhibit a DC 
gain and settling performance that rivals the structures in use today. 
Although there are many candidate techniques that need investigation, the work performed for this 
dissertation is an investigation of one technique that offers potential to solve the problem. The 
architecture under consideration is a mw/ficfagg mw/ffpofA-corMpemsa/gf/ omp/f/kr. 
Multistage Multipath-Compensated Amplifier 
The multistage multipath-compensated amplifier achieves the required DC gain by cascading simple, 
low-voltage compatible gain stages. The term /Mw/fÂsfage refers to the fact that two or more stages are 
used to realize the amplifier. An arbitrary number of stages can be cascaded to achieve the desired 
DC gain. 
In contrast to single-stage amplifiers, multistage amplifiers need to be compemsafeaf to ensure they 
remain stable when used in negative feedback configurations. When possible, amplifiers composed 
of more than two gain stages are avoided because compensating structures with three or more stages 
can be a tedious process. Furthermore, the compensation procedure employed may require sacrificing 
the available GBW product in order to ensure stability. 
The compensation technique used for this amplifier involves the use of multiple feedforward paths 
through the amplifier. The technique is special, when compared to other compensation techniques, in 
the respect that a multistage amplifier can be compensated without sacrificing the achievable GBW 
product. Thus, in a given process, multistage multipath-compensated amplifiers can have GBW 
products that are just as high as their single-stage counterparts. 
Due to the fact that the technique relies upon the cancellation of low-frequency pole-zero pairs 
(dipoles), multipath feedforward compensation has not found widespread use. Inexact cancellations 
result in the appearance of slow settling components in the transient response. If the magnitudes of 
these components are too large, they can negatively impact the settling time. A large amplifier GBW 
product is pointless if the settling time is determined by the unwanted slow-settling components. 
Cancellation accuracy is limited due to process and environmental variations, modeling error, and 
device aging. In order to make the multistage multipath-compensated amplifier viable for 
applications that require fast settling, an amplifier topology that inherently ensures accurate dipole 
cancellations needs to be developed. At the present time, realization of such an amplifier appears 
unlikely. Alternatively, a tunable amplifier could be designed and a tuning methodology to drive the 
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mismatch down to an acceptable level could be devised. The latter approach was pursued in this 
work. 
Tuning Dipole Mismatch 
Tuning the dipole mismatch of an «-stage multipath-compensated amplifier, where » is three or 
greater, is a hard problem. The following paragraphs outline some of the difficulties. 
The first major difficulty involves developing a method to accurately estimate the dipoles' 
mismatches under the constraint that the technique must be implemented with a reasonable amount of 
circuitry on the CMOS die. Special test equipment such as a spectrum analyzer, digitizing 
oscilloscope, or precision signal sources was not available. Additionally, the tuning circuitry should 
not materially impact the maximum performance of the system. 
One method of estimating the dipoles' mismatches involves analyzing the system's frequency 
response. Unfortunately, the magnitude response is not very sensitive to dipole mismatch. A closely 
spaced pole-zero pair is not distinguishable in the magnitude response. The phase response, however, 
is more sensitive. Rapid phase deviations occur in the vicinity of a mismatched dipole. The smaller 
the mismatch, however, the smaller the deviation in phase. Therefore, to distinguish a closely spaced 
dipole, accuratc phase measurements are required. Another difficulty related to this approach is 
generating the required sinusoid of variable frequency. 
Alternatively, the dipoles' mismatches can be estimated in the time-domain. This method involves 
analyzing the system's time-domain response to a known stimulus. Unfortunately, the transient 
impulse response is the superposition of decaying exponentials whose magnitudes and time constants 
are not precisely known. Accordingly, decomposition of a forced transient response into its 
constituent components is imprecise at best. Furthermore, because each additional stage added to the 
amplifier results in an additional component in the transient impulse response, the difficulty of this 
approach compounds with the number of stages in the amplifier. 
An M-stage multipath-compensated amplifier has dipoles. To tune such a structure, an amplifier 
with control signals is required. In the ideal case, each control signal would affect only one of 
the dipoles and not affect the others. If this were reality, the process of tuning the dipole mismatches 
would be greatly simplified. In real structures, however, although the %'th control signal has a larger 
impact on the m'th dipole pair, all of the system poles and zeros are affected by adjusting any one of 
the control signals. These interdependences complicate the tuning process because it is necessary to 
consider how a change in one control signal will simultaneously affect all the dipole pairs. The 
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ability to determine how the control signals should be adjusted to reduce all of the dipole mismatches 
simultaneously is an important aspect of this problem. 
Approach Taken 
At the outset of this project, the difficulties associated with tuning the dipoles' mismatches in an 
amplifier with three or more gain stages seemed insurmountable. An obvious solution to the problem 
was not forthcoming. 
The two-stage multipath-compensated amplifier is the easiest case to tune because it has a single 
low-frequency dipole. The tuning difficulty rapidly compounds with the number of stages in the 
amplifier because each additional stage introduces another dipole in the system transfer function. 
Therefore, it was decided to focus on the two-stage case first. It was hoped that what was learned in 
solving the two-stage case would help lead to a solution of the more complicated problem of tuning 
an amplifier with three or more stages. 
The paper, presented as Chapter 2, describes a two-stage multipath-compensated amplifier and a 
foreground technique used to tune its dipole mismatch. The method involves sampling the transient 
step response of the device under test at different points in time to determine the polarity of the dipole 
mismatch. Using the mismatch information, an amplifier bias current is adjusted to reduce the 
mismatch. The entire process is repeated a large enough number of times to ensure convergence for 
the expected worst-case mismatch. To minimize the impact on performance, a time-domain 
averaging technique was employed. A prototype was integrated in a 0.25fi CMOS process and the 
concept was experimentally validated. The full details are in the paper, included as Chaper 2. 
As was hoped for, the insight gained while developing a technique to tune a two-stage multistage 
multipath-compensated amplifier, led to the development of a strategy for tuning an amplifier with 
three or more stages. The technique is closely related to the one used to tune the two-stage structure. 
However, its implementation is more involved. For an m-stage amplifier, the method involves 
sampling the transient step response at » different points in time. The difficulty associated with 
determining how the (n-/) control signals should be adjusted to simultaneously reduce all the dipoles' 
mismatches is addressed by the use of the Newton-Raphson iteration. The derivatives required by the 
algorithm can be obtained via a finite difference method or by sampling the impulse response. Due to 
the complexity associated with the tuning algorithm, implementing this technique in hardware will 
most likely require a digital signal processor in the tuning loop. The approach is outlined in a paper 
contained as Chapter 3. Reduction of this concept to practice is left as future work. 
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Design Space Explorer 
In the context of circuit design, design optimization usually involves writing mathematical 
expressions for the relevant performance parameters in terms of the design's degrees of freedom 
(DOF). If these expressions are simple enough, tractable analytical expressions for the design 
tradeoffs can be derived and optimization is straightforward. 
In most cases, however, the expressions for the design tradeoffs are not tractable. The usual 
approach, in such a situation, is to formulate a cost function and use a mathematical optimization tool 
to perform the optimization. 
At the present time, computers are reasonably good at repetitive tasks such as optimization, but they 
are not good at tasks that require creativity. For this reason, humans are still required to design new 
or improved circuit topologies. 
Because of their fully-automated, non-interactive nature, the use mathematical optimization tools 
often have the undesired side-effect of impeding the assimilation of designer knowledge. The black-
box type of interface to the optimization tool isolates the designer from the optimization process. 
Except for the final result, very little information is fed back to the user. The net effect is a slower 
rate of design knowledge assimilation which may lengthen the time required to develop new and 
improved circuit topologies. 
Rather than being completely isolated from the optimization process, designers can more rapidly 
deepen their understanding of the available design tradeoffs by interactively exploring a design space. 
The additional insight into design performance gained by manual exploration of the design space will 
aid the designer in creating improved design topologies in the future. 
Design Space Explorer (DSE) is a CAD tool designed to make it easy to interactively explore a circuit 
design space of pre-characterized circuit topologies. The interactive nature of the tool helps designers 
more quickly gain a qualitative understanding of how a design's degrees of freedom relate to its 
performance parameters and the design tradeoffs that are possible for a given design topology. 
Although the focus here is on circuit optimization, care was taken in the design of the application to 
ensure the software is suitable for design exploration in other disciplines as well. A paper that more 
fully describes the tool is included as Chapter 4. 
DSE is fully programmable. Users can extend the application to include new or custom circuit 
topologies without recompiling the application. They do so by writing their own design specification 
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files. Programming the application is documented in the DSE Users Manual which is included in this 
document as Chapter 5. 
The application is coded in and is compatible with the emerging network-centric computing 
paradigm. Of the benefits that accrue due to the use of the network-centric computing paradigm, the 
most significant is the enhanced communication of design knowledge and prevention of reinvention 
enabled by the use of a centralized Design 
For those interested in learning how to develop their own DSE models, Chapter 6 contains a 
document that provides a comprehensive description of how detailed models of a standard differential 
amplifier, a telescopic cascode, and a two-stage amplifier were developed. 
Since the printed version of the source code is too long to include in this document (53677 lines of 
code), it has been included in electronic form on a supplemental CD-ROM. 
MOS Transresistor 
Many applications require converting signal currents into signal voltages. In most situations, resistors 
are used to perform the conversions. 
Due to the low sheet resistance of polysihcon, large integrated polysihcon resistors consume a lot of 
die area. For this reason, polysihcon resistors are avoided for applications that are extremely 
cost-sensitive. High volume parts are examples of such applications. Saving just a few cents may 
make the difference between a product being successful in the marketplace or not. Additionally, 
polysilicon resistors are not well suited for applications that require massive arrays of repeated blocks 
that contain resistors. Examples of such circuits are neural network and sensor arrays. The area 
required by the resistors restricts the maximum number of elements in the array. Thus, there are 
many applications would benefit from a more area-efficient methods of converting the signal currents 
into voltages. 
In this work, we report a simple MOS transresistor that is perfect for such applications. Compared to 
other transresistors that have appeared in the literature, the newly proposed structure offers 
comparable linearity while requiring less area. 
' Java is a Trademark of Sun Microsystems, Inc. 
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The paper published in /EE EYec/romc? leffers describes the circuit and compares its performance 
against several other popular transresistors. Experimental results are presented as well. The paper is 
included in this document as Chapter 7. 
1 
CHAPTER 2. MULTIPATH FEEDFORWARD 
COMPENSATED AMPLIFIER AND DIPOLE (DOUBLET) 
COMPRESSION TECHNIQUE 
A paper to be submitted to the Journal of Solid-Stage Circuits 
Mark E. Schlarmann and Randall L. Geiger 
Abstract 
Multipath feedforward compensated amplifiers are suitable for low-voltage applications and capable of 
achieving very high gains in modern deep-submicron CMOS processes. These architectures are often 
plagued by slow-settling due to imperfectly cancelled low-frequency pole-zero pairs. A new pole-zero 
mismatch compression methodology is utilized to tune the transient performance of a two-stage 
amplifier. The approach was validated with a prototype fabricated in a 0.2% CMOS process. 
Introduction 
Competitive pressures are compelling the integration of entire systems on a chip (SOC). For 
mixed-signal systems, this requires that both analog and digital functionality be integrated onto the 
same die. The starting point for such an endeavor is generally a CMOS digital process with optional 
processing steps that are added to obtain analog friendly features such as low Vy transistors, 
temperature stable resistors, linear capacitors, etc. Although it would make the life of an analog 
designer easier if each of the additional process options were automatically included, each one adds to 
the final cost of fabricating the chip. Therefore, only those extra processing options that are 
absolutely required for a given application are incorporated into the production process for that 
application. For high-volume parts, significant efforts are expended to develop solutions that provide 
the required analog functionality in purely digital processes. 
To achieve the levels of integration required by complex SOCs, modem deep-submicron processes 
are required. The digital core of a typical 0.13|im process operates at 1.2V. New and emerging 
processes will operate at even lower voltages [1]. Where possible, the analog circuitry needs to 
operate at the same low voltage as the digital core. 
In contrast to digital circuit performance, analog circuits do not benefit from supply voltage 
reductions. Many traditional analog circuit architectures either suffer a significant degradation in 
performance or become completely non-functional as the supply voltage is reduced. In this paper, 
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attention is focused on one essential analog building-block, the amplifier. Specifically, we will 
concentrate on an alternative low-voltage compatible transconductance amplifier intended for use in 
charge-transfer applications. 
Integrated applications that require accurate charge transfer are abundant. Examples include switched 
capacitor filters, analog to digital converters, digital to analog converters, and many sensor interface 
circuits. In these circuits, the DC gain of the amplifier determines the precision of the charge transfer 
while the amplifier settling time determines the maximum system throughput. 
Of the many different amplifier topologies that are capable of producing the required DC gains, 
cascoded single-stage architectures were used almost exclusively in the past. They were preferred 
because, in addition to meeting the gain requirements, they achieved faster settling than other 
structures. This is a consequence of the fact that cascoded single-stage amplifiers, in general, do not 
need compensation. As such, they do not suffer a bandwidth reduction due to the process of 
compensation. 
The viability of single-stage cascoded structures is declining as fabrication technology progresses to 
lower supply voltages. This problem is due to the fact that cascodzmg involves stacking several 
devices between the supply rails. As a result, cascoded gain stages require a larger minimum supply 
voltage to operate than non-cascoded stages. In emerging digital processes, the signal swing 
capability of the cascoded amplifiers will not be large enough to meet the performance requirements 
of most mixed-signal applications. 
As a transitionary step in the evolution to much lower supply voltages, one might consider using an 
existing amplifier architecture and simply reduce the maximum signal swing to the match the 
capability of the amplifier. Unfortunately, this is usually not a viable option. For example, in order 
to maintain the same signal to thermal-noise ratio on the sampling capacitors when the maximum 
signal swing is reduced by a factor of 2, the size of the hold capacitors must be increased by a factor 
of 4. In such a scenario, to maintain the same system throughput, the transconductance gain of the 
amplifier has to also increase by a factor of 4, which requires a 16-fbld increase in the quiescent 
current of the amplifier. From this example, one can see that the amplifier power consumption is very 
sensitive to signal swing. 
Alternative amplifier architectures that are compatible with lower minimum supply voltages and that 
are capable of operating at speeds comparable to what is achievable with the amplifiers in use today 
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need to be developed. In the following section, we will briefly survey a few of the low-voltage 
amplifier design techniques that have appeared in the literature and then focus on a new approach. 
Replica Gain Enhancement 
Replica-amp gain enhancement [2] is an amplifier gain-enhancement technique that offers potential 
for low-voltage implementation. The technique uses two transconductance amplifiers; one termed the 
mom amplifier and the other the amplifier. The replica amplifier generates a signal-dependent 
current that is injected into the output node of the main amplifier. Since the replica amp supplies a 
portion of the current required to drive the main amplifier's load, less current is drawn from the main 
amplifier. As a result, the magnitude of the main amplifier's error voltage is reduced which is 
analogous to increasing the gain of the main amplifier. The matching accuracy of the replica and 
main amplifiers largely determines the amount of gain enhancement, which is slightly 
disadvantageous because in the absence of good process characterization data, it is difficult to make 
an a priori prediction of the gain. The constituent amplifiers can be relatively simple low-voltage 
compatible gain stages. Therefore, this technique offers good potential for operating at high speeds in 
deep submicron processes. Concerns about the possibility of slow settling components appearing in 
the transient response have been addressed in [3]. The ultimate performance potential of this 
technique has not yet been demonstrated. 
Positive Feedback 
Due to concerns regarding system stability, performance variations, noise magnification, and yield 
predictability, many in the design community have acquired negative perceptions regarding the use of 
positive feedback as a method for enhancing the DC gain of an amplifier. As a result, the use of 
positive feedback as a low-voltage compatible gain-enhancement technique has not been fully 
explored. In reality, embedding a positive-feedback amplifier within a larger negative-fecdback 
system does offer significant potential for low-voltage applications and needs fuller investigation [4]. 
Circuit Level Solutions 
Circuit techniques may circumvent the need for extremely high-gain amplifiers in charge transfer 
circuits altogether. Consider the class of circuits that employ correlated double sampling 
techniques [5]. If successive samples are correlated, these circuits exhibit an effective gain that is 
larger than the actual gain of the amplifier. For fully correlated samples, the gain is effectively 
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squared facilitating the use of simple, low-gain, low-voltage compatible architectures for the 
amplifier. For Nyquist converters, successive samples are not necessarily correlated. By fixing the 
input for two cycles, a Nyquist rate converter can be constructed at the cost of halving the throughput. 
Other circuit-level solutions to circumvent the need for high-gain amplifiers in charge transfer 
applications may also emerge. 
Cascaded Structures 
several low-complexity gain stages to achieve a high-gain amplifier is another technique 
that is compatible with low-voltage supplies. Until now, however, amplifiers with more than two 
stages have found very limited adoption. The extra design effort and circuit complexity has not yet 
been justifiable. Supply voltage reductions and degradation of the quality of the active devices in 
deep-submicron processes may render the gain of the single and two-stage structures inadequate 
requiring three or more gain stages in the near future. 
To ensure their stability in feedback configurations, multistage amplifiers need to be compe/wafec/. 
Popular compensation techniques for two-stage amplifiers are based upon dominant pole 
compensation generally in the form of pole-splitting (Miller) compensation. Feedforward 
compensation [6] finds occasional use. More sophisticated compensation techniques are required for 
amplifiers with three or more stages. 
Examples of «-stage compensation techniques include nested Miller compensation [7,8,9], hybrid 
nested Miller compensation [7], multipath nested Miller compensation [7], nested Gm-C 
compensation [10], nested Miller compensation with feedforward gm stage [12], damping factor 
control frequency compensation [11], active feedback frequency correction [13], and embedded RC 
fkquency compensation [14]. Good comparative studies of these structures are found in [12-13]. 
Beyond ensuring an adequate phase margin, amplifier compensation techniques are characterized by 
the amount of gain they provide and the maximum bandwidth they can achieve. For high-speed 
applications, a fast-settling transient response is also important. 
Many of the multistage amplifier compensation schemes utilize some variant of the multipath 
feedforward architecture. The term signifies the presence of multiple signal paths through 
the amplifier while indicates the corresponding signals propagate in one direction only, 
from the input towards the output. Many of the multistage compensation techniques suffer significant 
reductions in the obtainable bandwidth for each stage added to the amplifier. This is somewhat ironic 
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since multipath feedforward topologies were conceived as a way to compensate for bandwidth 
reduction [7]. 
Thomsen et al [15,16] used a multipath feedforward architecture to realize a conditionally stable 
5-stage amplifier. It was not suitable for applications that required fast settling because of the 
presence of low frequency dipoles (closely spaced pole-zero pairs are often referred to as c/owMe# but 
are more aptly described by the term <#po/&y). In [17] it was shown how an architecture similar to 
Thomsen's could be used to realize an unconditionally stable %-stage amplifier. The technique offers 
the potential to realize amplifiers that can simultaneously achieve high gain-bandwidth products and 
large DC gains. However, these structures still rely on pole-zero cancellations to prevent the 
appearance of slow-settling components in the transient response. Thandri et al. [18] observed that 
for a two-stage structure the cancellation accuracy required to obtain a certain level of settling 
performance is relaxed as the dipole is positioned closer and closer to the UGF of the amplifier (refer 
Fig. 11 of [19]). By positioning the dipole at as high a frequency as possible, they implemented an 
amplifier whose sensitivity to dipole mismatch was lower than one with its dipole positioned at a 
lower frequency. Although viable for two-stage structures, this concept is not extendible to 
amplifiers with a larger number of stages because amplifiers with more than two stages require 
spacing the dipoles at successively lower frequencies. Furthermore, because the cancellation is 
inexact, the slow-settling components are not suppressed. As a result, their method is most suitable 
for applications that require low to medium resolution settling accuracies. Practical implementations 
of [17] that maintain accurate pole-zero cancellation over process and environmental variations have 
not appeared in the literature. 
In this work, a calibration technique that compresses the dipole mismatch in a multi-stage 
multipath feedforward compensated amplifier is reported. Experimental results for a two-stage 
structure are presented to validate the approach 
Although the pole-zero calibration technique is presented here in the context of a multipath 
feedforward architecture, the calibration technique and the architectural issues are separable. The 
technique can be used to calibrate other amplifier topologies that suffer from slow-settling due to 
low-frequency dipoles as well. 
A description of the multipath feedforward compensation architecture is presented in Section II. The 
new calibration technique is introduced in Section III and experimental results validating the 
technique are included in Section IV. 
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Multipath Feedforward Compensation 
Using mw/ffpa/A /ga#ôrww%/ compensation, an n-stage amplifier can be compensated to ensure that it 
is unconditionally stable when used with attenuative negative feedback. The technique involves a 
nested iteration of the module shown in Fig. 4. Each of the gain blocks in the figure represents a gain 
stage with a first-order transfer function of the form: 
A r e  {  a , 6 }  
where ,4* and A are the DC gain and pole location respectively. 
Fig. 4 Basic multipath feedforward module 
The transfer function of the basic module is given by: 
W = = # A (-? )D + (a 
Substituting (1) into (2) for and and simplifying results in: 
A < 1 + A j l
"^k) 
( l - . s / f j i - i / n )  
Adjusting the bandwidth of the second stage to satisfy: 
P„=P„(l + J,)=K+GBK 
results in pole-zero cancellation and (3) simplifies to: 
a ( I + 4 , )  






Thus, if the condition of (4) is satisfied, the basic module exhibits a first-order response with a DC 
gain, pole location, and gain-bandwidth product (GB) given by: 
= 4 , 0  +  4 , )  (6) 
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^ ^ (7) 
= 4^, U + 4; ) = — GA, (^) 
Since the DC gain is proportional to the product of the gains of the individual stages, the overall gain 
is enhanced if each stage has a DC gain that is larger than 1. The first stage determines the pole 
location while the second stage determines the overall GB. Since the GB of the module is equal to 
the GB of its second stage, the module is capable of achieving operating speeds that are just as fast as 
a single stage. Unlike many other compensation techniques, multipath feedforward compensated 
amplifiers are not restricted to operating speeds that are lower than what a single-stage amp can 
achieve. 
By nesting the basic module within itself, amplifiers with more than two stages can be created. 
The procedure used to design a voltage amplifier is illustrated in Fig. 5. Two simple first-order gain 
stages are used to realize the basic module as shown in Fig. 5(a). The bandwidth of the second stage 
is adjusted to ensure that pole-zero cancellation occurs. Since the resultant structure has a first-order 
transfer function, it can be thought of as equivalent to a single stage and can be nested within another 
module as shown in Fig. 5(b). The pole-zero cancellation process is repeated again for the module of 
Fig. 5(b) resulting in a three-stage amplifier with a transfer function of: 
H  m _ > * L 4 ( I  +  4 ( I  +  4 ) )  , 9 )  
123 MsT I-Wf, () 
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Fig. 5 Multipath feedforward compensation technique (a) basic module, (b) nesting the module 
within another, (c) amplifier of (b) yZaffe»#/ to yield the resultant three-stage amplifier 
Thus, the overall structure has a first-order transfer function even though it consists of three stages. If 
each stage has a gain that is much larger than one, the DC gain can be quite large. The overall GB is 
identical to the GB of the final stage. The resultant amplifier is shown in y&zffgM#/ form in Fig. 5(c). 
Amplifiers with more than three stages can be constructed by additional nesting. 
Fig. 6 is a plot of the typical closed-loop pole and zero locations for a third-order multipath 
feedforward compensated amplifier used in a standard feedback configuration. If perfect cancellation 
occurred, the system would be exactly first-order. Practically, mismatches always exist and the 




Fig. 6 Closed-loop pole and zero locations for a third-order multipath feedforward compensated 
amplifier 
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Imperfect cancellation of closely-spaced pole-zero pairs results in the presence of extra decaying 
exponential components in the transient response [20-22]. These additional components decay more 
slowly than the desired component because the poles responsible for their appearance lie at lower 
frequencies than the wfzcove/W pole. 
If the magnitudes of the mismatches are small, the magnitudes of the undesirable components are also 
small. However, if the mismatches are large, the sizes of the undesired components are also large. 
Unfortunately, accurate pole-zero cancellation is not easy to ensure due to modeling errors, process 
variation, and environmental factors. For this reason, for applications that require fast settling, 
amplifiers with low frequency dipoles are normally avoided. To extend the applicability of the 
proposed structures to applications that require fast settling, a calibration technique that compresses 
the dipole mismatch was developed. The remainder of this paper is devoted to the issue of the 
calibration of dipole mismatch. 
Calibration Technique 
The material here will be restricted to a self-calibration technique for a two-stage multipath 
feedforward compensated amplifier. The more difficult problem of calibrating amplifiers with more 
than two stages is beyond the scope of this paper but some preliminary results addressing the more 
general problem can be found in [23]. 
The switched capacitor gain stage shown in Fig. 7 was constructed with the two-stage multipath 
feedforward compensated amplifier shown in Fig. 8. During the charge transfer phase, i)»2, this 
configuration has a pole-zero constellation similar to that shown in Fig. 9. If the low-frequency pole-
zero pair cancels exactly, the system exhibits a first-order step-response like that shown in Case B of 
Fig. 10. In that case, the response is a standard exponential rise from zero to the final steady-state 
output value. 
Cases and C of Fig. 10 illustrate the effect of pole-zero mismatch on the step-response. Cases 
and C correspond to the scenarios where the low-frequency pole lies on the real axis to the left and to 
the right of the zero respectively. Notice that when the low-frequency pole lies to the left of the zero, 
overshoot occurs in the step response, whereas when the pole lies to the right of the zero, undershoot 
occurs. The sensitivity of the step response to the dipole mismatch can be exploited to obtain a signal 
that indicates the polarity of the mismatch. This error signal is used to calibrate the amplifier. 
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Fig. 7 Switched capacitor gain stage schematic 
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Fig. 8 Schematic diagram of the multipath feedforward compensated two-stage amplifier used in the 
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Fig. 10 Step responses for two-stage multipath amplifiers with varying degrees of pole-zero 
mismatch 
The technique involves sensing the slope of the step response after a delay that is several times longer 
than the time constant of the high-frequency pole but still shorter than the time constant of the 
low-frequency pole. For example, consider the value of the derivatives of the responses shown in 
Fig. 10 at time t,. As illustrated in the figure, a negative slope indicates that the pole lies to the left of 
the zero while a positive slope indicates the pole lies to the right of the zero. In the proposed 
calibration algorithm, the mismatch information is used to adjust the amplifier bias current, Ibws, 
which shifts the locations of the dominant pole in the direction needed to cause pole-zero 
cancellation. The measure/adjust process is repeated until the required cancellation accuracy is 
achieved. 
Slope Measurement 
One method for sensing the slope is to use a RC-based differentiator circuit. Although 
straightforward to implement, this method does not work well in practice because the signals we are 
trying to differentiate are too fast. The RC differentiator exhibits a sensitivity/speed tradeoff. 
Reducing the time constant of the differentiator increases its bandwidth and improves its ability to 
respond to fast changing signals. However, reducing the time constant also reduces its gain which 






Fig. 11 Sampling scheme used to detect incomplete settling 
An alternative approach that offers the potential to operate at much higher speeds is one that utilizes 
sampling. The waveforms shown in Fig. 11 illustrate the concept. The circuit is excited with a step 
input large enough to achieve a full-scale output swing. Fig. 11 shows two cycles of an output 
voltage swing from an amplifier that has a large pole-zero mismatch. An inter-period sample, yi, is 
taken at time ti and compared to the settled value, y%, at time T. If y: - y, > 0, it is deduced that the 
low-frequency pole lies to the left of the zero. Conversely, if y: - y, < 0, the pole lies to the right of 
the zero. 
Obtaining the inter-period sample can disturb the subsequent settling, affecting the value of Vo at 
time T. Sampling the disturbed value at time 7 would introduce an error. To avoid this problem, the 
system is excited with a periodic step input and the settled-value y% is measured at the end of the 
subsequent cycle, at time / = tz ~ 27. 
Random noise present in the samples y, and y% limits the ability to resolve an underdamped system 
from an overdamped one. Averaging is used to combat the effects of random noise. By averaging 
the difference yl-y2 over t measurement cycles, the signal to noise ratio is improved by a factor of 
Performance Expectations 
Because the step-response of a single-pole system never reaches its asymptotic steady-state value in 
finite time, adjusting the amplifier bias until the inter-period sample y, is equal to the end-of-period 
sample y? will not result in exact dipole cancellation. Therefore, even if the tuning circuit were 
perfect, there would be some residual mismatch due to an algorithmic bias. In reality, the tuning loop 
is imperfect itself limiting the performance even further. An understanding of how these factors 
affect the transient performance is required. 
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When used with negative feedback, the two-stage multipath compensated amplifier has a 
low-frequency dipole as illustrated in Fig. 9. Assuming linear operation, such a system's transient 
step response can be written as 
- ^ + j (10) 
where /*(, and ^ are the closed-loop DC gain and the magnitude of the input-step respectively. The 
response is composed of a constant and two decaying exponential terms. The constant is equal to the 
asymptotic steady-state response, while the decaying exponentials appear due the system's finite 
ability to respond to fast-changing inputs. Since f, lies farther in the left half-plane than the ' 
term decays more quickly than the ' term. Thus, the ' term is often the bottleneck limiting 
system throughput. Note that the coefficient of the slow-settling term is A. The tuning scheme 
presented here aims to improve settling performance by reducing the magnitude of A to a level where 
the ' term does not adversely affect the settling time. Mathematically, & is given by 
& = ^ 1 - R / Z ^  (11) 
Note that & approaches zero as approaches Z. Thus, the magnitude of the slow-settling component 
can be reduced by increasing the accuracy of the pole-zero cancellation. 
The tuning circuit adjusts the amplifier bias in an effort to make the inter-period sample yi equal to 
the end-of-period sample y%. Since the tuning loop is imperfect, it is unable to make y, exactly equal 
to y%. After tuning is complete, there is always some residual error. For the purpose of analysis, 
assume the tuning circuitry is capable of driving y, to within a certain tolerance (denoted by A/2) of 
yz-
b\-A/2)<}', <(v,+A/2) (12) 






Assuming ^ is a full-scale input transition, then ^ corresponds to a full-scale output transition. 
Therefore, since A is designates the magnitude of the tuning error, the term j can be thought of as 
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the reciprocal of the effective resolution of the tuning loop. In accordance with common convention, 
resolution will be expressed in terms of 6/fs of resolution. Thus, will be replaced with 2 * 
where JV is the effective resolution of the tuning loop in bits. 
Although the analytical expression of (13) is quite succinct, the relationship is difficult to visualize 
for two reasons. First, there are too many parameters that can be varied. Relationships that have 
more than 3 dimensions can be hard to visualize. Second, the relationship between the model 
parameters and A is nonlinear. Despite these problems, Fig. 12 provides useful insight into the 
relationship. It shows the worst-case |t| as a function of the tuning loop resolution assuming the 
sampling instances T, and are chosen optimally. The plotted curves correspond to different pole 
ratios p = . Only stable systems that have a low-frequency dipole are of interest, therefore, p 
lies in the range 0 < p < 1. The curves in the plot reveal how |&j varies over the normal range of p. 
Each of the curves trend downward indicating that, in general, the magnitude of the slow-settling 
component declines as the resolution of the tuning loop increases. Additionally, for a given tuning 
loop resolution, the larger the pole ratio, the smaller the magnitude of &. Given these observations, it 
is apparent that systems that benefit the most from tuning by the described method are those with 
widely spaced poles. It should be noted that the curves of Fig. 12 represent the r&Wf that you 
can expect to achieve for a system with a given tuning loop resolution and pole-ratio. If T, and T% are 
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Fig. 12 Worst-case |t| as function of tuning loop resolution assuming optimal choicc of 7/ and T? 
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Implementation 
The calibration technique was implemented by the architecture shown in Fig. 13. The normal data 
path consists of the switched capacitor gain stage of Fig. 7 constructed with the two-stage multipath 
feedforward compensated amplifier of Fig. 8. The amplifier's second-stage bias, kc is fixed, while 
the first stage bias, IgiAs is varied to adjust the pole and zero locations. Table I shows how the 
simulated pole and zero locations vary with respect to IgiAS Note that ?2 cancels Z, somewhere in the 
interval 0.45 < IgiAs < 0.5 pA. To demonstrate the low-voltage compatibility of the multipath 
feedforward compensation technique, the amplifier was designed to operate at 1.5V with a IV 
differential output swing. For convenience, the remainder of the circuitry was designed to operate at 
2.5 V. The components in the shaded areas of Fig. 13 comprise the calibration loop which consists of 
two switched capacitor (SC) integrators, a crossbar switch, and a voltage-controlled current source. 
V, SC Gain | Stage I JTTLP-* 
M 
Vr 
Vc El V, ERR 
Fig. 13 Block diagram of system under calibration, shading identifies calibration circuitry 
During normal operation, I^s is held constant because Vc is held fixed by integrator 1%. Due to the 
existence of leakage currents, this configuration requires periodic refreshing to maintain the accuracy 
of the cancellation. For applications where periodic refresh is not acceptable, alternative architectures 
that generate the required control voltage using a DAC may be required. 
26 
Table 1 Simulated open-loop pole and zero locations as a function of IBIAS 
Open-Loop Closed-Loop 
IBIAS Z1 P1 P2 DC gain P1 P2 
(uA) (Us)' (ms)"' w' w' (US)' 
0.20 -12.9 -20.1 -28.3 1996 -63.2 -8.97 
0.25 -15.7 -11.6 -26.7 4468 -58.9 -11.7 
0.30 -18.1 -9.66 -26.3 6273 -56.1 -14.2 
0.35 -20.2 -9.60 -26.0 7123 -53.4 -16.7 
0.40 -22.1 -10.2 -25.8 7427 -50.6 -19.3 
0.45 -24.0 -11.0 -25.6 7497 -47.5 -22.2 
0.50 -25.7 -11.9 -25.5 7468 -43.7 -25.9 
0.55 -27.3 -12.8 -25.4 7392 -36.8 -32.7 
0.60 -28.8 -13.7 -25.3 7302 -34.7-8.161 -34.7 + 8.161 
0.65 -30.3 -14.7 -25.3 7205 -34.7-11.61 -34.7+11.61 
0.70 -31.7 -15.6 -25.2 7107 -34.6 -14.11 -34.6 +14.1 
0.75 -33.0 -16.5 -25.1 7012 -34.6 -16.11 -34.6 +16.1 
0.80 -34.3 -17.4 -25.1 6919 -34.6 -17.81 -34.6 +17.8 
0.85 -35.5 -18.3 -250 6830 -34.5 -19.31 -34.5 +19.3 
0.90 -36.7 -19.2 -24.9 6745 -34.5 -20.71 -34.5 +20.7 
0.95 -37.8 -20.1 -24.9 " 6662 -34.5 -21.91 -34.5 +21^9 
1.00 -38.9 -21.0 -24.8 6584 -34.4-23.01 -34.4 +23.0 
Calibration is performed at startup and at periodic intervals to track temperature variations. 
Applications that require continuous operation require the instantiation of two systems. One 
processes data while the other is calibrated. To maintain the required level of performance without 
suspending the data flow, their roles are periodically reversed. 
The waveforms of Fig. 14 illustrate the operation of the calibration routine. The circuit is excited 
with a periodic step input large enough to achieve a full-scale output swing. The calibration begins 
by resetting the signal V^RR shown in Fig. 13. Next, the inter-period sample of the transient output 
voltage, yt, is sampled onto the input capacitors of integrator 1% at time tj. At the start of the next 
cycle, the stored charge is transferred to the hold capacitors of I, producing a change in the 
output voltage of 1,, ?V%RR, that is proportional to y,. Switch S, is toggled every cycle. Thus, the 
polarity of the signal applied to 1, alternates every cycle. The end-of-period sample, y%, is sampled 
onto the input capacitors of I, at time t; and momentarily, the stored charge is transferred to the hold 
capacitors of I]. Since the polarity of the input has been reversed, ? VgRR offsets the previous ? VgRR 
by an amount proportional to yz- After completion of the described sequence of operations, the 
residual voltage at the output of I, is proportional to the desired quantity which is the difference 
between the magnitudes of the inter-period and end-of-period samples, yi-y?. 
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Fig. 14 Calibration loop waveforms 
Repeating the {+yi-yz} process without resetting VgRR improves the system's ability to resolve the 
desired quantity from random sample noise. The desired signal adds linearly at the output of I, while 
the noise terms add as the square root of the sum of the squares. Therefore, the accumulation of VgRR 
over TV {+yi-yz} cycles yields a improvement in the signal to noise ratio. 
If after TV cycles of {+yi-yz} accumulation, VcRR is positive, it can be concluded that the zero leads the 
pole and Igias must be reduced to obtain pole-zero cancellation. Conversely, if V^R is negative, the 
opposite holds true. Therefore, after VgRR has been accumulated over TV cycles, the second integrator, 
Iz, is strobed resulting in the slight adjustment of the control voltage, Vc, in the appropriate direction. 
The change in Vc modifies the bias current, IgiAs, which in turn causes the poles to shift. The 
described procedure is repeated a fixed number of times and then the calibration process is 
terminated. The pseudocode of Fig. 15 summarizes the operation of the calibration routine. In the 
figure, Nc and N; refer to integer constants that define the total number of times the pole locations are 
adjusted before termination and the number of j+yi-y:} cycles to be accumulated before each Vc 
adjustment respectively. Ki and K? are gain constants that are determined by capacitor ratios. They 
are chosen to be small to ensure that the steps taken by the calibration are small enough to avoid 
instability in the calibration algorithm. 
i r -
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Fig. 15 Pseudocode description of the calibration algorithm 
Integrators I, and I? were realized with switched capacitor integrators of the type depicted in Fig. 16. 
To avoid static pole-zero mismatch, structures that include offset cancellation were chosen. The 
finite gain of the amplifiers limit the accuracy of the charge transfer operations and therefore limit the 
overall accuracy of the post-calibration pole-zero cancellation. Considering the finite gain effects but 
neglecting amplifier offset, the charge delivered per cycle to G,, Q[n], for the integrator shown in Fig. 
16 is given by: 
where & = ]/[C, +1^]. For a large DC gain, ,4, & approaches zero and the charge transferred each 
cycle is the desired value of C, V^. However, for smaller DC gains, k becomes nonzero. As a result, 
due to the second term, the amount of charge actually delivered is slightly affected by the previous 
output voltage held by the integrator. 
8 M  =  ( l  - & X M  -  & Q  W "  - (14) 
C; 
o 




Fig, 16 Switched capacitor integrator used for l\ and b 
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This is problematic because it leads to an undesired drift in the output voltage that is incorrectly 
interpreted as a pole-zero mismatch. Fig. 17(a) illustrates the output voltage of integrator I, for 
{+yi-y:} phasing. As illustrated in the figure, the output voltages preceding the y% transitions are 
always positive and larger than the voltages preceding the yi transitions. Due to the second term in 
(14), the yi and y? related charge transfers are not exactly equal. Despite the fact that yi=y%, a 
systematic output drift occurs which is incorrectly interpreted as pole-zero mismatch. 
(a) (b) 
Fig. 17 Integrator output waveforms for (a) {+yl-y2} sequence and (b) {+yl-y2-y2-yl} sequence 
Modifying the order of the charge add-subtract operations reduces the sensitivity to the finite gain of 
the amplifiers and diminishes the resultant output drift. Use the i+yi-yz-yz+yi} sequence illustrated 
in Fig. 17(b) rather than the j+yi-yi) sequence. Notice that the output voltages preceding one of die 
y, and one of the y% transitions are large in magnitude. Therefore, the errors due to the second term of 
(14) can be significant. However, due to the fact that the output voltages preceding those transitions 
differ in polarity, their effects partially offset each other and thus reduce the problem of output drift. 
The voltages preceding the other two transitions are generally small and therefore according to (14) 
result in smaller errors. 
The most direct way to gauge the effectiveness of the calibration technique is to observe the settling 
behavior of the transient step response waveforms. Due to the fast transitions in the response, these 
signals have significant energy at high frequencies. Exporting the signal to an external instrument 
without compromising its spectral content requires a driver with a very wide bandwidth. To reduce 
the bandwidth requirement to the point where it became feasible to design the driver, it was necessary 
to slow the circuit down by adding additional capacitive loading. The resultant driver is shown in 







Fig. 18 Driver circuit 
Measured Results 
A prototype chip was fabricated in a 0.25|i CMOS process on a 2.2 x 2.2 mm die. A micrograph that 
has been annotated with labels identifying the major functional system blocks is shown in Fig. 19. 
The switched capacitor gain stage whose response is being tuned consumes roughly 0.08 mnf while 
the circuitry required to support the tuning procedure consumes nearly three times that area. 
Fig. 20 shows the range over which the system's transient step response can be adjusted. The 
differential control voltage normally produced at the output of the tuning loop (Vc) was applied 
externally and swept over its normal range. The plot shows that the response is continuously 
adjustable between a significantly overdamped response to one that is obviously underdamped. 
Fig. 19 Chip Micrograph 
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Fig. 20 Measured transient step response as a function of tuning loop control voltage Vc 
In an effort to simulate the system's ability to compensate for process, aging, and environmental 
variations, the uncalibrated amplifier was intentionally biased to elicit a non-ideal response. Then, 
calibration was enabled and the system was allowed to tune itself to compensate for the bias 
mismatch. The results were recorded and are shown in Fig. 21. 
Fig. 21(a) shows the case where the uncalibrated amplifier was biased to exhibit an underdamped 
response. Two different post-tuning responses are shown. One corresponds to accumulating V## 
over 8 I, {+yl-y2-y2+yl} adjustment cycles while the other was obtained by accumulating over 256 
cycles. As expected, as the number of accumulation cycles increases, the tuning loop resolution 
improves forcing yi closer to y%. 
Fig. 21(b) shows an overdamped case. Note the dramatic improvement in the response obtained by 
accumulating V## over 1 cycle. Less dramatic effects are obtained by accumulating VER& over a 
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Fig. 21 Measured transient step responses before and after calibration (a) underdamped response (b) 
overdamped response 
The simulated pole locations are listed in Table 1. When P% cancels Z,, the closed-loop pole ratio 
P,/Pz is approximately 1.6. Fig. 22 is a plot that shows the simulated effect of low-frequency dipole 
mismatch on settling time for 1, 0.5, and 0.1% settling accuracies. The plot is only valid for systems 
with pole ratios of 1.6 and was obtained by fixing the pole ratio and sweeping the zero over the 
low-frequency pole [19]. The prototype does not conform to the curves of Fig. 22 exactly because the 
pole ratio of a real system does not remain constant as k,As is adjusted. Even though the curves are 
inexact, they offer a reasonable approximation of the circuit's behavior and provide plenty of insight. 
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Fig. 22 Simulated settling time of a system with a low-frequency dipole and pole ratio 1.6 vs. 
dipole mismatch for settling accuracies of 1, 0.5, and 0.1% 
The vertical dotted line in Fig. 22 represents cases where the low-frequency dipole cancellation is 
exact. In those cases, settling time is determined solely by the high-frequency pole, P,. Thus, the 
horizontal dotted lines represent the times required for a perfect system to settle to 1, 0.5, and 0.1% 
accuracies. Observe that settling time can actually be improved by introducing a slight pole-zero 
mismatch. By placing the zero slightly lower in frequency than P%, the system will settle faster than a 
system with a perfectly cancelled dipole. 
Overall, when the dipole mismatch is large, the settling time is primarily determined by the location 
of the low-frequency pole P?. As the cancellation accuracy improves, settling is increasingly 
dependent upon the location of the high-frequency pole P,. 
Fig. 23 shows the measured settling time as a function of the number of {+y 1 -y2-y2+yl} cycles used 
to accumulate Venn for 1, 0.5, and 0.1% settling accuracies. Fig. 23(a) and (b) correspond to the 
under- and overdamped cases of Fig 21(a) and (b) respectively. The leftmost bars labeled '0' 
correspond to the systems before calibration. 
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(b) 
Fig. 23 Measured settling time vs. number of {+yl-y2-y2-yl} cycles used to determine VgRR for 
settling accuracies of 1, 0.5, and 0.1% (a) for underdamped response of Fig. 21(a), (b) for 
overdamped response of Fig. 21(b) 
Increasing the number of {+yl-y2-y2+yl} accumulations (proceeding from left to right in Fig. 23(a)), 
results in increasing pole-zero cancellation accuracy and therefore, corresponds to moving from 
somewhere starting on the left side of Fig. 22 toward the middle of the figure (Z|/Pi = 1 ). Likewise, 
proceeding from left to right in Fig. 23(b) corresponds to starting somewhere on the right side of Fig. 
22 and moving toward the middle of the figure. 
Summary 
Multipath feedforward compensated amplifiers are not suitable for applications that require fast 
settling because they have low frequency dipoles that result in the appearance of slow-settling 
components in the transient response. A self-calibration methodology that compresses the dipole 
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mismatch was outlined for a two-stage structure. A prototype circuit was integrated in a 0.25p 
CMOS process and the concept was experimentally verified. 
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Appendix A. Design of a three-stage multipath feedforward amplifier 
By nesting the basic multistage feedforward module of Fig. 4 within itself, amplifiers with more than 
two stages can be created. The procedure is illustrated for a three-stage voltage amplifier in Fig. 5. 
Two simple first-order gain stages, #,(.;) and are used to realize the basic module as shown in 
Fig. 5(a). Since only the notation has changed, all of the expressions derived for the basic module, 
equations (2)-(8), apply to this case except the 'a' and 'b' subscripts are changed to T and '2' 
respectively. Adjusting the bandwidth of the second stage facilitates pole-zero cancellation as 
described in (4). Therefore, the condition required for pole-zero cancellation is given by: 
=^(l + /f,) = />+&#;% (15) 
The partial transfer function is given by: 
<16) 
While the DC-gain, pole location and GBW are given by: 
/ f , z = ^ ( l  +  4 )  ( 1 7 )  
^ 2 = ^  ( 1 8 )  
= GgPF, (19) 
Since the resultant structure of Fig. 5(a) has a first-order transfer function, it can be thought of as 
equivalent to a single stage and can be nested within another module as shown in Fig. 5(b). Since we 
are still dealing with the same module, equations (2)-(8) still apply except the 'a' and 'b' subscripts 
are replaced with '12' and '3' respectively. Thus, the requirements for pole-zero cancellation for this 
module are given by: 
^3 - ^ i20 + Az ) — ^ + GZ?#^2 = (20) 
When (20) is satisfied, the transfer function of the module in Fig. 5(b) is given by: 
,!,t 1 -s/pa ~ f^7ï> <2,) 
Expressions for the DC-gain, pole location and GBW are given by: 
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^ = w , ( i  +  4 ( i + 4 ) )  ( 2 2 )  
^23 = ^2 = ^ (23) 
(24) 
The resultant amplifier is shown in fig. 5(c). Amplifiers with more than three stages can be 
constructed by additional nesting. 
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CHAPTER 3. USE OF THE NEWTON-RAPHSON 
ITERATION TO ELIMINATE LOW FREQUENCY DIPOLES 
A paper published in the Proceedings of the 
2002 Midwest Symposium on Circuits and Systems 
Mark E. Schlarmann and Randall L. Geiger 
Abstract 
Amplifiers with closely-spaced low-frequency pole-zero pairs (dipoles) are normally avoided for 
applications that require fast settling because they have slow-settling components in the transient 
response. In this work, an algorithm that involves a Newton-Raphson iteration is utilized to tune an 
amplifier with multiple low-frequency dipoles and facilitate pole-zero cancellation. The tuned structure 
is more suitable for fast settling applications. 
Introduction 
As fabrication technology progresses into deep-submicron feature sizes, achieving an adequate DC 
gain is becoming increasingly difficult. The origin of this problem is twofold. First, reducdons in 
supply voltages are making it difficult to employ cascoding and still maintain adequate signal swings. 
Second, the degradation in device output conductance is making it difficult to achieve an adequate 
gain in two or fewer non-cascoded stages. As a result, non-traditional amplifier topologies are being 
investigated with increased urgency. 
Amplifiers with more than two stages of gain are a potential solution to the problem. However, to 
ensure their stability with negative feedback, multistage amplifiers need to be compgwafgd. Since 
each additional stage introduces poles into the system transfer function, the task of compensation 
becomes more difficult as the number of stages is increased. Several multistage amplifier 
compensation strategies have appeared in the literature [24-27]. Unfortunately, as a side-effect of the 
compensation process, most techniques sacrifice the gain-bandwidth product of the amplifier in 
exchange for stability. As a result, amplifiers with three or more stages are typically too slow for 
applications that require fast settling. 
There is at least one multistage amplifier compensation technique [28,29] that does not sacrifice the 
gain bandwidth product of an amplifier in exchange for achieving stability. Although the technique 
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results in an amplifier that has a gain-bandwidth product that is as large as can be achieved with a 
single stage amplifier, the resultant structure is still not suitable for fast settling applications because 
it has a poor transient response. The limitation of this technique is the fact that it relies on the 
cancellation of low-frequency pole-zero pairs. Inexact cancellations result in the appearance of 
slow-settling components in the transient response [30,31] making these amplifiers unsuitable for 
applications that require fast accurate settling. 
In an effort to overcome these limitations and extend the applicability of multistage multipath 
compensated amplifiers to the high-speed realm, a calibration technique to eliminate the dipole 
mismatch of a two-stage structure was proposed [32]. The viability of the technique was 
demonstrated in a 0.25 |i CMOS process. The results are awaiting publication elsewhere. 
The applicability of the method proposed in [32] is limited to amplifiers with two gain stages and one 
low-frequency dipole. In this paper we present a generalization of the technique to cover amplifiers 
composed of an arbitrary number of stages. Although we focus specifically on the multistage 
multipath compensated amplifier architecture proposed in [28], the technique is generally applicable 
to other architectures that suffer from low-frequency dipoles as well. 
The problem and the assumptions required for its solution are briefly described in section 2. The new 
calibration technique is outlined in section 3 and an example and short discussion appear in section 4. 
Problem Description and Assumptions 
An M-stage multipath-compensated amplifier has a system transfer function that has » poles and n-7 
zeros. The details can be found in [28,29,32]. If the components of the system are prudently 
dimensioned, the zeros can be used to cancel all but one of the poles. 
Fig. 24 shows a typical example of the closed-loop pole and zero locations in the complex a-plane for 
an m'th order multipath amplifier used in a standard feedback configuration. For notational purposes, 
the poles are numbered in the order of increasing magnitude. If perfect cancellation were possible, 
the system would be exactly first-order. Practically, mismatch always exists and the system only 
approximates a first-order response. 
Imperfect cancellation of the pole-zero pairs (dipoles) results in the appearance of extra decaying 
exponential components in the transient response. These additional components will decay more 
slowly than the desired component because they lie at lower frequencies than the KMcove/W pole. 
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Fig. 24 Closed-loop pole and zero locations for an m'th order multipath amplifier 
In this work it was assumed that the amplifier architecture allows the pole locations to be individually 
tuned. Fig. 25 illustrates the concept. The amplifier has a transfer function whose pole locations 
are adjustable via several control signals. The &'th control signal, bk, is assumed to control the 
location of pole, p%. 
In a real physical implementation the t'th control signal is a voltage or current used to bias the &'th 
stage of the amplifier. In general, the relationship between a control signal and the corresponding 
pole location can be highly nonlinear. To ensure a reasonable model of the amplifier, a nonlinear 
relationship between the control signal and its corresponding pole location was assumed. The 
assumed relationship is shown Fig. 26. It is a hyperbolic tangent relationship scaled to allow tuning 
of ±25% of the pole's nominal value. 
WAV 
b1 b2 b3 bn^ 
Fig. 25 Amplifier block with programmable pole locations 
42 
Value of Control Signal b, 
Fig. 26 Nonlinear relationship assumed between the control signals and their associated pole 
locations 
Throughout the work we assume that the closed-loop poles of the system transfer function are widely 
separated on the real axis in the left half-plane. We also assume that each low frequency pole is 
located in close proximity (±15% their nominal values) to a zero. Although, the open-loop pole 
locations are highly sensitive to variations, feedback desensitizes these quantities and stabilizes their 
values. Therefore, these are reasonable assumptions for the pole locations. 
Proposed Calibration Technique 















The first term in (25) is the asymptotic steady-state response. The remaining terms all decay with 
time and form the transient component of the response. Thus the transient step response of an n'th 
order system with widely separated real left half-plane poles can be decomposed into a sum of « 
decaying exponentials with differing time-constants. This relationship is illustrated for a third-order 
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system in Fig. 27. Observe that the total response shown in Fig. 27(e) is simply the sum of the 
components shown in Figs. 27(a)-(d). 
From (26) you can see that that adjusting the z'th control signal 6, such that and z, are coincident 
forces to zero. Thus, by careful adjustment of the n-7 control signals, the corresponding 
slow-settling terms in the transient response can be eliminated. 
The calibration technique involves forcing the derivative of the transient step response to zero at 
specific instances in time. Judiciously choosing the points in time where the derivative is nulled 
ensures that each of the unwanted transient terms is eliminated. 
The slowest settling component of the transient response is the term associated with /?,. Since the 
poles are widely separated, the other transient components decay significantly faster. Forcing the 
derivative of the step response to zero at a point in time after all the other transient components have 
decayed away ensures that the slowest settling component's coefficient, A,, is forced to zero. 
The next slowest settling component of the transient response is associated with /??. Since the poles 
are widely separated, the other transient components, disregarding the one associated with decay 
significantly faster. 
Forcing the derivative of the step response to zero at a point in time, T;, after all the other transient 
components, except the term, have decayed away ensures that the joint variation due to the action 
of both the and terms sums to zero. However, since we forced the p, term to zero by choosing a 
time point at T,, the joint effect of zeroing the derivative at times T, and T? is that the ^ term must 
also be forced to zero. 
The same arguments can be used justify repeated application of the concept until all n-l slow-settling 









Fig. 27 Total transient step response of a third-order system (e) 
can be decomposed into a summation of (a) thru (d) 
For example, forcing the derivative of the step response shown in Fig. 27 to zero at time T, requires 
that k|=0. Simultaneously requiring that the derivative of the response is zero at time Ti ensures that 
ki=0 as well. 
Reasonably good performance is obtained by choosing the time points equal to two time constants. 
71=2T,= , 
A 
; = 1,2, - m — 1 (27) 
In mathematical terms, minimization of the derivatives at the suggested time points can be written as: 
& 
= 0 (28) 
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= o (29) 
/=% 
(30) 
where the/Ts are nonlinear functions of the control signals. In vector notation, these equations can be 
written as: 
f(b) = 0 (31) 
Equation (31) is a system of w-7 nonlinear equations in «-/ unknowns. The Newton-Raphson 
algorithm is one technique that is commonly used to solve these types of problem and is described 
elsewhere [33,34]. One drawback of this approach is that the derivatives of each of the nonlinear 
functions with respect to each of the control signals is required at each iteration. The required 
derivatives can be obtained using a finite difference method on samples of the transient sfep response. 
An easier method to obtain the same information involves sampling the fmpw/se response. 
Example 
A fourth-order linear system with poles spaced at an interval of a decade was assumed. Using a 
normal distribution with a standard deviation equal to 15% of the magnitude of the associated pole, 
three zeros were randomly generated near the low-frequency poles. 
Nonlinear relationships similar to the one shown in Fig. 26 were assumed to relate the control signals 
to the pole locations. 
Table 2 shows the locations of the poles and zeros prior to and after calibration. The algorithm 
converged in 6 iterations. Note that there were significant dipole mismatches prior to calibration, but 
after calibration, the results agree to better than 6 significant digits. 





-le3 -1.134345e3 -1.134345e3 
-le4 -1.109643e4 -1.109643e4 
-le5 -1.086678e5 -1.086678e5 
-le6 -1.000000e6 
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The algorithm has been used to successfully tune systems as large as 9'th order containing 8 dipoles. 
The technique has also been used to tune structures with poles spaced as close as an octave apart. 
Convergence problems may arise if the magnitude of the pole-zero mismatch is on the same order as 
the spacing between the poles. 
Before a practical implementation of this algorithm can be implemented, the effects of noise and 
quantization need to be considered. 
Summary 
Amplifiers with low-frequency pole-zero pairs are not suitable for applications that require fast, 
accurate settling because dipole mismatches result in slow settling components in the transient 
response. In an effort to overcome this limitation, a technique to tune the responses of amplifiers to 
eliminate the dipole mismatch is proposed. 
The procedure requires sampling the transient step response and uses the Newton-Raphson algorithm 
to determine the values of the bias currents and voltages required to achieve accurate cancellations. 
To demonstrate the technique a 4'th order system with 3 mismatched low-frequency dipoles was 
calibrated. After six iterations, the dipoles matched to better than 6 significant digits. 
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CHAPTER 4. DESIGN SPACE EXPLORER: A WORLD-
WIDE-WEB BASED ANALOG CIRCUIT DESIGN TOOL AND 
DESIGN KNOWLEDGE REPOSITORY 
A paper to be submitted to an IEEE Journal 
Mark E. Schlarmann and Randall L. Geiger 
Abstract 
A prototype network-centric circuit design tool and design knowledge repository has been developed. 
They allow a designer to interactively explore a circuit design space of pre-characterized circuit 
topologies using a convenient graphical user interface. Users can extend the system to include new or 
custom circuit topologies without a lot of programming effort by writing their own design specification 
Hies. 
Designers will benefit from the use of the application as it will enable them to obtain a deeper 
understanding of the operation of their circuits and the performance tradeoffs that are possible for a 
given circuit topology. The enhanced understanding gained by the designers will result in better design 
realizations and will accelerate the development of improved topologies in the future. 
Several benefits accrue due to the use of the network-centric computing paradigm of which the most 
significant is the enhanced communication of design knowledge and prevention of reinvention by the use 
of a centralized Demgn A/wWed&eifgwMfory. 
Introduction 
Digital integrated circuits are routinely designed, synthesized, placed and routed, and verified using 
highly optimized computer-aided design tools. Considerable efforts have been expended in academia 
[35-38] and industry [40-42] in attempts to apply similar design automation concepts to analog 
systems. However, almost all commercial analog circuits are still designed by hand. The limited 
success of analog design automation is often attributed to the complexity of the analog design 
problem itself. Analog design is a very knowledge-intensive task that is presently best performed by 
humans. 
Most of the design automation systems reported in the literature complete the entire design process 
with little or no human interaction. They are often criticized for their complicated nature and steep 
learning curves. Due to the complex nature of the general analog design problem, instead of 
attempting to solve the entire design problem in one automated step, it may be advantageous to not 
completely remove human interaction from the process at the outset. Rather, more practical benefit 
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may be derived from small, easily used, interactive design tools that analog designers can use to make 
their jobs easier. With this approach, each utility will be used for only a small portion of the overall 
design task and humans will still guide the process. 
Accelerated Assimilation of Designer Knowledge 
The standard technique that is commonly taught for solving a multidimensional circuit design 
problem is to define an application specific cost-function and subsequently use an optimization 
routine to determine the design parameters that minimize it. Practically, circuits are seldom designed 
using this methodology because writing a cost-function that realistically represents a designer's 
priorities is a complicated and time-consuming task that depends upon the application under 
consideration. Attempting to short-circuit or approximate the cost function results in circuit designs 
that are sub-optimal. 
As a side effect, the use of mathematical optimization tools does not substantially contribute to the 
designer's understanding of the relationships among the performance parameters and the design 
parameters. This is problematic because coming up with improved circuit designs and circuit 
topologies is a creative process that draws upon a designer's experience and understanding. The use of 
automated optimization procedures may actually impede the development of improved circuit 
topologies because the non-interactive nature of an automated optimization approach results in slower 
assimilation of designer knowledge. 
Designers can more rapidly deepen their understanding of a design by interactively exploring a design 
space and observing the corresponding effects on and the relationships between the performance 
parameters. The benefits are especially clear for designs that are too complicated to derive tractable 
analytical relationships for the performance parameters. The additional insight into design 
performance gained by manual exploration of the design space will aid the designer in creating 
improved design topologies in the future. 
Duplication of Effort 
TfezMveMfioM is another problem that plagues the analog circuit design community. Many of the same 
circuit problems arise over and over again in slightly different contexts. In most cases, the resultant 
solutions are not sufficiently generalized to be easily applied to future applications, and if they are, 
there is often not a practical mechanism to communicate the results to the larger design community. 
Even groups within the same organization commonly duplicate each other's efforts. 
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Aggregation of generalized design knowledge in one central location that is accessible to everyone 
within an organization through a standardized interface could result in substantial productivity gains. 
The Prototype Application 
To address the problems previously discussed, a prototype application consisting of a network-centric 
circuit design tool and a design knowledge repository have been developed. 
Although the software can also be run as a stand-alone application, the prototype system conforms to 
the emerging network-centric computing paradigm. Fig. 28 contains a block diagram illustrating the 
network-centric operation of the tool. The executable, in the form of a Java applet, is transmitted to 
any Java capable web browser via a network connection. A repository of pre-defined design 
specification files is maintained at the server. Each of the design specification files embodies the 
design knowledge available for a specific circuit topology that can be downloaded and used to 










Fig. 28 Block diagram illustrating network-centric operation 
The downloadable applet is used to interactively explore a design space through a graphical user 
interface. The required design information is defined by loading a text-based design specification file 
that contains a list of equations used to characterize the behavior of the circuit and a list of constraints 
that restrict the solution to the domain of viable solutions. 
The application is similar in concept to the equation manipulator developed by Swings, Gielen, and 
Sansen called DONALD in [38]. As described in their publication, this tool could eventually become 
part of a larger overall automated analog design system. Our realization differs from theirs in that the 
system architecture was chosen to be network-centric and the equations are required to be declared in 
imperative form. 
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The application's interactive nature will allow designers to more quickly obtain a deeper 
understanding of how their circuits operate and what performance tradeoffs are possible for a given 
circuit topology. The additional insight gained through the use of the tool will accelerate the 
development of improved circuit topologies in the future. Reinvention is avoided because the design 
specification file for a given circuit topology is developed once by one author and then "published" 
for others to use. 
Downloadable design specification files can be quickly used to investigate the characteristics of 
certain pre-characterized circuit topologies. Any user can extend the system to include new circuit 
topologies by developing their own custom design specification files that upon completion can be 
published for others to use by submission to a centralized design knowledge repository. 
Fig. 29(a) contains an example screen snapshot of a Design Space Explorer application window. The 
window is divided horizontally into two resizable panes. The lower pane, called the pane, 
contains a text area used for providing interactive feedback to the user while the upper pane contains 
a table of design parameter data. 
The first row in the table is a special row for editing the values of the design parameters. It is referred 
to as the cwrrenf va/wea row. The numerical values of the parameters in the first row are referred to as 
the cwrrgMf va/wa? of the parameters. The cells with white backgrounds are modifiable while those 
with gray backgrounds are either declared as constants or computed and not modifiable. The 
remaining table rows each correspond to different viable designs. 
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Fig. 29 Screen snapshots (a) Design Space Explorer Application Window, (b) an example plot 
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Figure 30 shows the tool's operational flowchart. Most of the time the application is idle awaiting 
new input data. When a user enters new data, the tool computes all of the dependent parameters and 
then checks to see if the solution violates any of the constraints. If any constraints are violated, an 
error message is generated and fed back to the user via the feedback pane. However, if none of the 
constraints were violated, the design is considered vzoA/e and an entry corresponding to the design is 
added to the table of viable designs. In this manner, the application automatically maintains a history 
of all of the viable designs encountered. This is a valuable feature for designers because they can 
review and compare the effects of the various parameter adjustments throughout their session. Upon 
successful addition of a design to the table of viable designs, an informational message is generated 
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Fig. 30 Operational flowchart 
In the screen snapshot of Fig. 29, three viable designs were present in the table in rows 2 through 4 at 
the time the snapshot was taken. Each of the three viable designs satisfies all of the applicable 
constraints but since the independent parameters for cach of the three designs differ, they have 
slightly different values of the performance parameters. As indicated in the feedback pane, the 
cwrreMf dWgm in row 1 is not viable because it does not satisfy all of the design constraints. 
The interface has been designed to enhance productivity. The user is able to control parameter 
visibility and display order in the table of viable designs. Plotting capability has been integrated to 
rapidly convey the meaning of complex functional relationships. Fig. 29(b) shows a typical example 
of a plot created by Design Space Explorer. Special rendering techniques involving special characters 
and coloring are employed to help users quickly identify the differences between the current design 
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and other designs in the table. These features help focus the user's attention on the parameters of 
interest, shielding them from unnecessary complexity. Additionally, the user is given the ability to 
reorder the rows of the table of viable designs based upon a column-wise sorting criterion. This 
allows the user to quickly rank the viable designs based upon the parameters of interest. 
Design Specification Files 
In architecting the Design Space Explorer application, every attempt was made to keep the main 
application general. By making the application programmable, its use was not restricted to a specific 
discipline. Design Space Explorer is equally able to model, for example, mechanical and 
thermodynamic systems as it is able to model electrical systems. For the work presented here, 
however, the focus is on modeling electrical systems. 
To facilitate user customization of existing design specifications and encourage the development of 
new design specifications, Design 5jpace Exp/orer accepts plain-text design specification input files. 
Presently, these files are hand-coded using a standard text editor. In the future, a customized editor 
will be developed to ease the burden of creating these files. 
The input file language grammar is very similar to the extensible markup language (XML) 
specification. The file is simply a list of g/gmeMff that are denoted by fags. Although there are many 
different elements in the design specification file grammer, the bulk of a design specification file is 
made up of egwaf/Gm and cofuframf elements. 
Equation elements define symbolic variables via a mathematical expression involving zero or more 
other variables. In a design specification file, these equations model the response of the system. In 
order to function correctly, the dependency graph defined by the relationships among the equations 
must be acyc/fc. In the future, we hope relax this requirement by incorporating a nonlinear equation 
solver. 
Constraint elements define mathematical inequalities that are used to distinguish viable designs from 
those that are not viable. Examples of typical constraints include ^êa?/A(#fy cowfra;M? such as 
range-restrictions on signals, or /pg^/brmaMce co/Mfra/Mfa like minimum or maximum values for 
specified performance parameters. Flagging those designs that do not satisfy the all of constraints is 
important to prevent the user from drawing false conclusions. 
The following list outlines the procedure usually employed to develop a design specification file. 
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1) Identify the design degrees of freedom (wWepeWemf paramefersj. 
2) Express the performance parameters (depgWenf /?orameferf) in terms of the independent 
parameters and other dependent parameters with the provision that no dependency rings are 
created. 
3) Express all solution constraints in terms of the independent and dependent parameters. 
4) Assemble the results from steps (1), (2) and (3) into an input file of the specified syntax. 
Simplified Example: A common-source amplifier 
This section provides a simplified example to illustrate the procedure of writing a design specification 
file. In the interest of brevity, the explanation here omits the nonessential details. Interested readers 
should consult the DSE Users Manual for a more detailed explanation. 
The circuit to be modeled is the common-source amplifier shown in Fig. 31 (a). 
The first step is to identify an independent set of variables that will be referred to as degree? q/" 
/regf&wM (DOF). These are the variables that the designer has control of during the design process. 
The design process is the method used to determine the values of these variables. Once a design's 
DOFs are specified, the physical circuit is uniquely defined. 
There are a variety of ways to choose the DOFs. Best results are obtained by choosing a minimal set 
of variables. A common practice is to use physical parameters such as widths and lengths of the 
transistors. This, however, may not be the best approach. Since humans have an easier time 
V 
W (b) 
Fig. 31 Common-source amplifier (a) schematic diagram, (b) small-signal model 
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conceptualizing linear relationships than nonlinear ones, it is helpful if the performance parameters 
are linearly related to the DOFs when possible. Since the relationship between many of the 
performance parameters and the excess bias (Vne) is linear [43], Vgg was chosen as a DOF. 
The DOFs chosen for this example are listed in Table 3. 
Table 3 Degrees of freedom used in example 
DOF Description 
VsB Excess bias voltage, Vo = (Vos - Vp) 
IDQ Quiescent drain current (A) 
VoQ Quiescent output voltage (V) 
L Transistor Length (m) 
Ci Capacitive load (F) 
jDefer/MZMe expre&Mo/is/ôr f/ze jpgr/ômzaMce /Mzramfer&r 
The second step in the task of developing a DSE design specification file involves writing expressions 
for the performance parameters in terms of the DOFs. Assuming the device is in saturation, the 
square-law device model given in (32) applies. 
/„ = • (Vas ~ VT Y ' (' + * • Vm ) (32) 
Z - L 
Substituting the operating-point related DOFs into (32) and solving for yields an expression for 
the width of the transistor in terms of the DOFs. 
2 -1 - / 
PF = —^ r (33) ( i+i  w 
Note that the value of depends upon the values of several other process-specific variables that have 
not yet been defined. Table 4 lists the process-related variables associated with this example. The 
process-related variables are not considered DOFs because once the fabrication process is chosen, 
they are fixed. The designer does not have the flexibility to change the process parameters during the 
design process. 
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Table 4 Process-specific variables 
Name Description 
jU /M' Electron mobility ( ) 
CL Oxide capacitance density (F/rn^) 
A Channel length modulation parameter (V"') 
yT 
Threshold voltage (V) 
(considered constant - neglect body effect) 
c C TV-diffusion bottom and sidewall capacitance densities in 
(f/br) and (f7)m) respectively. 
Built-in junction potential (V) 
TV-diffusion bottom and sidewall grading coefficients 
ovXcfCoMf Rule 6.2b Minimum active overlap of contact 
azComf Rule 6.1 Exact size of contact 
apcCow/Gafg Rule 6.4 Minimum spacing of contact to transistor gate 
Rule 2.1 Minimum width of active region 
Rule 3.1 Minimum poly width 
It is good practice to group the process-specific definitions into one file and zmc/We it as part of a 
larger design specification file. Following this method it is easy to switch from one fabrication 
process to another by simply mc/wc/mg a different process definition file. 
The small-signal model of the common-source amplifier is shown in Fig. 31(b). Cr represents the 
total capacitance between the output node and ground. It is composed of the fixed load capacitance 
(cj and the parasitic drain-bulk capacitance 
c, = c, + (34) 
The drain-bulk capacitance is computed by (35). 
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\msR- (35) 
The variables .4# and fg represent the area and perimeter of the junction, Pp is the forward bias 
applied to the junction (they should always remain reverse biased), and the other variables are defined 
in Table 4. Computing (35) is problematic because at the point in the design cycle where a designer 
is exploring a design space, the exact physical layout has not yet been determined. Therefore, the 
exact values of /do and P# are not available. As a result, we are forced to rely on estimates. For this 
example, a rectangular transistor layout like the one shown in Fig. 32 was assumed. Therefore, the 
drain area and perimeter can be computed using the expressions in (36) and (37) respectively. 
Note that azComf, and apcConfGafe are variables that are determined by the process 
design rules. The meanings of these variables are described textually in Table 4 and graphically in 
,4g = fF - (ovjdcfCoMf + szCofz? + 








Fig. 32. Annotated rectangular transistor layout 
Neglecting c*,,, the small-signal transfer function can be shown to be: 
(38) 
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The small-signal transconductance and output conductance are computed via (39) and (40) 
respectively. 
PF 
2m = ^ Qt "Y ' ^  (39) 
-  -  
1 / d o  ( 4 0 )  
1 + A 
For this example, the performance parameters of interest are the DC gain (X), the pole frequency 
(0) ), and gain-bandwidth (GBfF) product. Thus, the performance parameters can be computed by 
the expressions given in (41 ) thru (43). 
(41) 
=-2./c, (42) 
G#PF = g„/c, (43) 
Defer/Mime yôr f&e Cow/ram^ 
The third step in the task of developing a DSE design specification file involves determining the 
constraints on the solution. In order for equation (32) to apply, the device must be strongly inverted 
and operating in the saturation region. To strongly invert the channel, the excess bias should be at 
least 5 times greater than the thermal voltage (roughly). 
(44) 
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To operate saturation, the following inequality must be satisfied. 
^ ^  ^ (45) 
Other constraints that need to be checked are those ensure that the DOFs have reasonable values and 
that the transistor's width is at least as large as the minimum device width allowed in the fabrication 
proccss. 
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CofM/x»g Dgjzg» Ff/e 
The final step in developing the DSE design specification 51c involves expressing the equations and 
constraints in the proper syntax. The file format is very much like XML. Each equation and 
constraint will be declared in separate e/emen# that are delimited by fags. For example, the code to 
enter equation (33) into the design specification file is contained in Table 5. 
Table 5 Code used to define the dependent parameter "PF" 
<EQUATION DESC="Transistor width (m)"> 
W = 2 * L * IDQ / (MU * COX * VEB**2 * (1 + LAM * VOQ)) 
</EQUATION> 
The equation element is delimited by an opening <EQUATION> tag and closing </EQUATION> 
tag. This element declares a dependent variable named fF and assigns it a value based upon the 
computed value of the associated formula. A brief textual description of the variable is included as an 
optional argument in the opening tag. Each variable in Tables 3 and 4 and the equations (33) thru 
(43) are implemented in the design specification file using equation elements similar to the one shown 
in Table 5. 
The code used to enter the constraint of (44) is contained in Table 6. 
Table 6. Code used to define the constraint on the minimum VgB 
<CONSTRAINT DESC="Transistor should be strongly inverted"> 
V E B  > 5 * k * T / q  
</CONSTRAINTS 
The constraint element is delimited by an opening <CONSTRATNT> tag and closing 
</CONSTRAINT> tag. The constraint ensures the device is strongly inverted. Potential designs that 
do not satisfy this constraint are flagged and not entered into the table of viable designs. The other 
design constraints are entered into the design specification file using constraint elements that are 
similar to the one shown in Table 6. 
Figure 33(a) shows a screen snapshot of the DSE application after loading and using the design 
specification file described in this example. 
Design tradeoffs can be more effectively visualized by utilizing the plotting capabilities of Design 
Space Explorer. For example, Figure 33(b) shows the GBW as a function of IDQ for several different 
transistor lengths. The e/e/menf that created this plot is shown in Table 7. At first glance, the 
code for the plot element is a little intimidating. The plot element has a lot of parameters that can be 
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Fig. 33 Screen snapshots (a) after loading the example design specification file and, (b) plot showing 
GBW vs. log for transistors of various lengths 
Table 7 Code used to instantiate the plot of Fig. 33 
<Plot Name="GBW_PLOT" Title="GBW" Desc="Gain-Bandwidth Product in Hz" 
XLog=true XAutoRange=true XLabel="IDQ" YLog=true YAutoRange=true 
YLabel="GBW" Grid=true Legend=true Markers=true SweepVar="IDQ" 
SweepMin=0.0010 SweepMax=10.0 PointCount=60 SweepLog=true 
NewEntriesVis=true > 
"GBW" = "GBW / 6.283185" 
</Plot> 
Advantages of the Network-Centric Paradigm 
Network-centric applications are becoming increasingly viable as networking technology matures. In 
this application, several advantages accrue due to the use of the network-centric paradigm: 
« Facilitates organization-wide (or worldwide) accumulation, sharing, and archiving of design 
knowledge by making well-documented design specification files available in a Dgj/g/z 
KMoWedjge jReposffofy. Due to the fact that users can search the repository for circuit 
topologies that have already been characterized, the use of one centralized knowledge 
repository prevents duplication of work already performed. 
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» Software is available for use anytime, from any networked location, worldwide. 
* Other than a Java capable web browser, no special application software is required. 
» Cross-platform compatibility is assured by the use of Java. This is especially beneficial for 
large enterprises with multiple platforms because it helps facilitate communication of design 
knowledge between disparate groups. 
* Since the computation occurs on the client-end, the system is scalable to support virtually any 
number of clients. 
* Lower administration costs. Once the required Java capable browser is installed, users do not 
need to spend time acquiring, installing and updating software on their machine(s). Since the 
most recent software version resides in one place on the server, revision maintenance 
becomes trivial. 
Conclusion 
Many attempts at analog design automation focus on completing the entire design process with little 
or no human interaction. The lack of interactivity slows the assimilation of designer knowledge and 
the advancement of new circuit topologies in general. Additionally, circuit designers within an 
organization and throughout the world are duplicating each others work over and over again. The use 
of organization-wide or worldwide platform-independent design knowledge repositories offers 
potential for reducing the frequency of reinvention. 
To address these problems, a prototype network-centric circuit design tool and design knowledge 
repository has been developed. It allows a designer with network access to interactively explore a 
circuit design space of pre-characterized circuit topologies using a convenient graphical user 
interface. Any user can extend the system to include new or custom circuit topologies without a lot of 
programming effort by writing their own design specification files. 
Designers will benefit from the use of the application as it will enable them to obtain a deeper 
understanding of the operation of their circuits and the performance tradeoffs that are possible for pre-
characterized circuit topologies. The enhanced understanding gained by the designers will result in 
better design realizations and will accelerate the development of improved topologies in the future. 
Several benefits accrue due to the use of the network-centric computing paradigm of which the most 
significant is the enhanced communication of design knowledge and prevention of reinvention by the 
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use of a centralized, platform-independent Design ATooWg^g ^epo^^o/y. Other benefits include 
reduced system administration costs, system scalability, and improved mobile computing ability. 
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CHAPTER 5. DESIGN SPACE EXPLORER USERS MANUAL 
Included as part of DSE Release 1.00 
Mark E. Schlarmann and Randall L. Geiger 
Introduction: 
Constrained design problems are often encountered in science and engineering. These problems 
involve selecting values for the design degrees of freedom to achieve levels of performance that meet 
or exceed predefined minimum levels subject to all the applicable constraints on the solution. 
Multidimensional design problems are often optimized using automated optimization routines. This 
involves defining a cost function and mathematically determining the values of the degrees of 
freedom that minimize it. The weakness in this approach is twofold. First, writing a cost-function that 
accurately represents a designer's priorities is a complicated task that depends upon the application 
under consideration. As a result, the designers are required to expend a lot of effort determining what 
the optimal cost function should be for each particular application. Attempting to short-circuit or 
approximate the cost function will result in a design that is sub-optimal. Secondly, the use of 
mathematical optimization tools does not substantially contribute to the designer's understanding of 
the relationships among the performance parameters. This is problematic because creating improved 
designs and design topologies is a creative process that draws upon all of a designer's experience and 
understanding. In fact, the use of automated optimization procedures may actually impede the 
development of improved designs because their non-interactive nature results in slower assimilation 
of designer knowledge. 
Designers can rapidly deepen their understanding of a design by manually exploring a design space 
and observing the corresponding effects on the performance parameters. The benefits are especially 
clear for designs that are too complicated to derive tractable analytical relationships for the 
performance parameters. The additional insight into design performance gained by manual 
exploration of the design space will aid the designer in creating improved design topologies in the 
future. 
This document describes a software tool that allows non-programmers to quickly create a 
sophisticated application for interactively exploring a design space through the use of a graphical user 
interface. The interactive nature of this tool will help designers more quickly gain a qualitative 
understanding of how the design degrees of freedom relate to the performance parameters and the 
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design tradeoffs that are possible for a given design topology. Rather than being tailored for any 
specific design problem, the software is general enough to be used for the entire class of constrained 
design problems. Furthermore, the software is easy to use and allows users to modify existing design 
specifications or to create their own custom design specifications. Since it is written in Java, the 
package is compatible with the emerging network-centric computing paradigm. As such, it allows 
authors to publish their custom design specifications to the World-Wide-Web for users throughout the 
world to utilize. 
Getting Started 
The Design Space Explorer application can be executed as a stand-alone application or within a Java-
enabled World-Wide-Web (WWW) browser as an applet. 
Before we describe the operation of the software in detail, there are few items, such as how to obtain 
the software and how to run it, that need to be discussed. Since the software is interactive, the user 
needs a brief introduction to the syntax required for entering numbers and formulas. 
Obtaining the Application 
To use the software to interactively explore the design space of someone else's published design over 
the WWW, your browser should automatically download and execute the application. No user 
intervention should be required. 
If you want to use Design Space Explorer as a stand-alone application or you want to publish your 
own Design Specification Files for others to use over the WWW, you need to obtain a copy of the 
software. 
The software is distributed in a Java Archive (JAR) file called dkc^/ar. Currently the software is 
available along with supporting documentation from a link on the WWW page at: 
http://www.public.iastate.edu/-schlarm 
Executing the Application 
Once you have a copy of the software, it can be used as a stand-alone application for personal use 
and/or development of new Design Specification Files. It can also be distributed via a WWW server 
to publish finished design specifications on the web for global interactive use. 
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The application was compiled using Sun Microsystems Java Development Kit (JDK) 1.4. Therefore, 
it needs to execute in a virtual machine that is 1.4 compliant or better. At the present time, the virtual 
machines in the commercially available browsers are not yet 1.4 compliant. It is not dear that they 
will become compliant in the near future. In the meantime, to execute the software, the Java Runtime 
Environment (JRE) 1.4, which is freely available from Sun Microsystems, is required. 
Pz/6/wAmg D&sVgM Fi/a? wo f/ze 
Users who want to publish their own finished design specifications for others to use over the World-
Wide-Web using the Design Space Explorer Applet served from their own local web-server need to 
obtain a copy of the Jar Archive that contains the application dse./ar. Place the .jar file in the same 
directory as the html page that references it. To ensure the browser uses the correct plug-in, the 
applet should be included in the html page using the code shown in Table 8. 
Table 8 Code to add to the html file to include Design Space Explorer as an applet. 
<OBJECT classid="clsid:8AD9C840-044E-11D1-B3E9-00805F499D93" 




<PARAM NAME = CODE VALUE="edu.iastate.ee.schlarm.main.DSEApplet .class"> 
<PARAM NAME = ARCHIVE VALUE = "dse.jar" > 
<PARAM NAME="type" VALUE="application/x-java-applet;version=l.4 "> 
<PARAM NAME="scriptable" VALUE="false"> 
<PARAM NAME = "INDEXURL" VALUE ="dse_index.txt"> 
<COMMENT> 
<EMBED type="application/x-java-applet:;version=1.4" CODE = 
"edu.iastate.ee.schlarm.main.DSEApplet.class" ARCHIVE - "dse.jar" WIDTH = 






When the applet is initialized it attempts to load an index file that specifies what designs are available 
and where they are located. The URL of the index Ale is specified by the INDEXURL parameter 
present in the applet tag. The user can modify this parameter to point to their custom index file 
(notice the INDEXURL parameter tag appears twice in the code in Table 8 so the user should take 
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care to modify it in both places). If the INDEXURL parameter tag is not present in the applet tag, 
then by default, the applet looks for the file named 
An example design index file is shown in Table 9. Each line of the input file corresponds to a 
different Design Specification File that should be made available to the user to open using the applet. 
Each entry in the table consists of 3 semicolon delimited parts: the name of the Design Specification 
File, its URL, and a brief text description of the input file. 
Table 9 Example DSF Index file 
Common Source Amp;csa/csa.dse ; Common source amp with a resistive load 
Two Stage Amp; twostageamp/twostageamp.dse; Two Stage Amplifier 
Fig. 34 contains an example screen snapshot of what the initial applet display area might look like. 
The name of each design file specified in the DSF index file will be displayed in a list in the order 
they were defined. When the user selects one of the list items, the corresponding textual description, 
which was also specified in the index file, is displayed in the lower-left pane of the display. The 
lawMc/z button starts a new Design Space Explorer Application with the currently selected Design 
Specification File. 
a Common Source Amp | 
: | Two Stage Amp j 
- j lComwMowaoiMMampARwiF .  .  I !  
11 Launcn 
Fig. 34 Snapshot of applet window 
When Design Space Explorer is executed as an applet security restrictions are imposed on the 
activities that the applet can perform by the browser it is embedded in. For example, in most 
browsers, applets are not able to read and write directly from the file-system of the machine the applet 
is executing on, nor are they allowed to make network connections with any machine except the one 
which the applet originated from. It is also possible that on some systems applets may not be given 
the privilege to print. If the restrictions are too limiting in your environment, consider circumventing 
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the security restrictions, by downloading the application and Design Specification File and running 
the software as a stand-alone application. 
jfwnnmg a; a SfaW-a/ong vd/y/icafioM 
To run Design Space Explorer as a stand-alone application obtain a copy of the Jar Archive that 
contains the application, ake./ar. Since the application is coded using the Sun Microsystems JDK 1.4 
you will need a Java Runtime-Environment (JRE) that is 1.4 compliant. To launch the application 
use the following command in the directory where the dse.jar archive file resides: 
.../java -jar dse.jar [ input file name] 
where the ellipsis should be replaced by the full path to theyava application. The /%/e name is an 
optional argument used to specify the name of the design specification file. If omitted, the 
application reads the input file from the standard input. 
Number Format Specification 
To interactively use the software or to develop new Design Specification Files it will be necessary to 
enter numeric values via a text interface. Therefore, users need to be familiar with the numeric 
representation the program will accept. 
Real numbers are represented as integers or in exponential notation using 'e' or 'E' to designate the 





The imaginary component of a complex number is designated with a sufRx of T or T. Examples 
include: 
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3.0 + 4.0i 
le8 — 5e-6I 
Specifying Mathematical Formulas 
Interactive users may find it necessary and Design Specification File developers will definitely need 
to enter mathematical formulas via a text interface. In order to construct valid equations, these users 
need to be aware of the available operations and the precedence of the operators. 
All mathematical operations are computed using double (64-bit) complex math. The intrinsic 
operations and the order of their precedence are summarized in Table 10. Table 11 contains a list of 
the available built-in functions and their syntax. 
Table 10 Operator precedence 
Precedence Operator Description 
1 () 
2 ** exponentiation 
3 * , /  multiplication, division 
4 + , - addition, subtraction 
5 &, r bitwise and, bitwise or, bitwise xor 
6 %> <C %>= equal to, greater than, less than, greater than or 
equal to, less than or equal to, not equal to 
7 and, or, xor logical and, logical or, logical xor 
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Table 11 Built-in mathematical Amotions 
Syntax Function Description 
abs(x) absolute value of returns the magnitude of x 
arg(x) argument returns the principal angle of x measured ccw from 
the real axis 
asin(x) inverse sine returns the principal inverse sine of x 
asinh(x) inverse hypebolic sine returns the principal inverse hyperbolic sine of x 
acos(x) inverse cosine returns the principal inverse cosine of x 
acosh(x) inverse hyperbolic 
cosine 
returns the principal inverse hyperbolic cosine of x 
atan(x) inverse tangent returns the principal inverse tangent of x 
atanh(x) inverse hyperbolic 
tangent 
returns the principal inverse hyperbolic tangent of x 
conj(x) conjugate returns the complex conjugate of x 
cos(x) cosine returns the cosine of x (radians) 
delta(x) dirac-delta function returns 7 if abs(x)=0, 0 otherwise 
elementat(arrayj) accessing an element of 
an array 
returns the i'th element of an array 
exp(x) exponential returns 'e' raised to the x power 
im(x) imaginary component returns the imaginary component of x 
log(x) natural logarithm returns the natural logarithm of x 
max(x,y) maximum returns the argument with the largest real 
component; if equal real components returns x 
min(x,y) minimum returns the argument with the smallest real 
component; if equal real components returns x 
polyeval(x,aO,.. .an) polynomial evaluation returns aO+a 1 *x^ 1 +a2 * x*2+... an*x*n 
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Using Design Space Explorer 
Design Space Explorer Overview 
Fig. 35 contains an example screen snapshot of a typical Design Space Explorer application window. 
The window is divided horizontally into two resizable panes. The lower pane, called the 
/xzne, contains a text area used for providing interactive feedback to the user while the upper pane 





V a i  
Current Values Row : -oL iL,, Jôil ^9^ 
Table of Viable Designs 
Feedback Pane 
4CÙT) 
Constraint Violation(s) Detected: 
1) M1 has entered weak inversion, Increase VEB1 Ë) j 
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Fig. 35 Example snapshot of the Design Space Explorer Application Window 
The first row in the table is a special row for editing the values of the design parameters. It is referred 
to as the cwrremf va/wea row. The numerical values of the parameters in the first row are referred to as 
the cz/rreMf va/wa? of the parameters. The cells with white backgrounds are modifiable while those 
with gray backgrounds are either declared as constants or computed and not modifiable. 
Fig. 36 shows a simplified flowchart of the operation of the tool. Most of the time the application 
waits for new input data. When the user enters new data, the tool recomputes all of the dependent 
parameters and then checks all the constraints on the solution. If any of the constraints are violated, an 
error message is generated and fed back to the user via the feedback pane. However, if none of the 
constraints were violated, the design is viable and an entry corresponding to the new design is added 
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to the table of viable designs. Upon successful completion of the addition an informational message 
is generated and displayed in the feedback pane. 
In Fig. 35, five viable designs were present in the table at the time the snapshot was taken. Each of 
the viable designs satisfies all of the applicable constraints but since their independent parameters 
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Fig. 36 Simplified operational flowchart 
Special rendering techniques are employed to help users quickly identify the differences between the 
current design and other designs in the table. First, cells in the table of viable designs whose values 
are exactly the same as the current value are denoted with the "|" character. This reduces the amount 
of information the user has to process which allows him/her to quickly focus on the values that are 
different. Second, the text color is adjusted based upon the quantity to be displayed. If the real part is 
larger than the corresponding real component of the current value, when rounded to the desired 
number of significant digits for display, the value is rendered in green. Alternatively, if it is smaller, 
it is rendered in red. This feature help the user quickly categorize designs into those that are larger or 
smaller. 
A particular design can be selected by mouse-clicking on its corresponding row in the table of viable 
designs. When a design is selected, it becomes the current design. That is, its numeric values are 
transferred to the current-values row. Any design can be removed from the table of viable designs by 
selecting it and pressing the VeWe' key. 
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Changing the Font Size 
By default, new windows are rendered with a 12-point font. However, the user can modify the font 
size at any time. As depicted in Fig. 37, clicking on Font Size in the View menu brings up a submenu 
of available font sizes. Clicking on one changes the font size to the selected point size throughout the 
application. 
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Fig. 37 Screen snapshot while changing the font size 
Controlling Parameter Visibility 
When new windows are launched, the visibility and display order of the parameters in the tabular 
display assume the defaults specified in the Design Specification File. After launch, however, the 
user has complete control of parameter visibility and display order. They can change the visibility of 
any parameter at any time by clicking on the corresponding tree item in the selection tree contained in 
the Parameter Visibility Frame. The frame is activated by clicking View->Parameter Visibility. 
For example consider the screen snapshot shown in Fig. 38 where a portion of a parameter visibility 
tree is visible. Each parameter in the repository is guaranteed to have at least one tree item in the tree. 
The checkbox preceding the parameter label indicates the current visibility status of the parameter. If 
checked, the parameter is currently visible. Otherwise, it is not visible. Clicking on the tree item 
toggles the visibility of the corresponding parameter. Note that when a parameter is made visible, it 
is added to the rightmost end of the table. Therefore, to see the newly added parameters, you may 
have to scroll the table pane all the way to the right. 
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Right-clicking on a category item causes a small popup menu to be displayed (like the one shown in 
Fig. 38). It is used to set the visibility of all the parameters in the category with a single click. 
The user can modify the display order at any time by clicking on the column header of a visible table 
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Fig. 38 Controlling parameter visibility 
Printing 
Choose FiIe->Print to print the current table. If the table is too big to lit on a single sheet it will 
automatically be printed to multiple sheets. Tip: since the current display font size determines the 
print font size, changing the font size prior to printing will affect the number of pages required to 
print. 
On some systems, due to security restrictions, when running the program as an applet, printing may 
not be allowed. Other systems may prompt the user for permission to print. If you are on a system 
which does not allow applets to print, consider downloading the code and running it as a stand-alone 
application. Alternatively, you might consider making the data you want to print visible and screeM-
cfwmp/Mg the window to the printer. 
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Sorting Viable Designs 
As depicted in Fig. 39, clicking on a column-head in the table pops up a menu of choices associated 
with the selected column. One of the choices is to Sort the table of viable designs based on the 
values in one column of the table. Since the data in the table may be complex, there are a variety of 
options. The rows can be sorted in ascending or descending order based on the real component, the 
imaginary component, the argument, or the magnitude. 
Since the first row is used for editing the current values of the parameters, it does not participate in 
the sort. The table rows are reordered based on the selected criterion using the values in the selected 
column as the sorting key. 
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Fig. 39 Screen snapshot depicting the column-header popup menu 
Display Precision and Numeric Formatting 
Clicking on a column-head in the table pops up a menu of choices associated with the selected 
column. Fig. 39 shows a snapshot of the popup menu. Hovering the mouse pointer over or clicking 
on the Display Precision item causes the Digits submenu to appear. This menu can be used to select 
the desired number of significant digits to be displayed. Note that this setting o»/y f/ze 
precfj/oM q/Despite the number of digits selected, all calculations are performed using 
the full precision of Java double-precision variables. 
The formatting of the displayed numeric quantities can be modified in a manner that is very similar to 
the display precision. Hovering the mouse pointer over or clicking on the Formatting menu item in 
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the column-header popup menu causes a submenu to appear that allows the numeric formatting to be 
set to or engweenMg representation. In engineering notation, a character suffix is added to 
represent the magnitude of the quantity. Table 12 contains a list of the suffix characters and their 
associated magnitudes. 
Table 12 Engineering notation suffixes and their magnitudes 
Suffix Name Value 
T tera lcl2 
G giga le9 
M mega le6 
k kilo le3 
m milli le-3 
u micro le-6 
n nano le-9 
P pico le-12 
f femto le-15 
a atto le-18 
z zepto le-21 
y yotto le-24 
Using Multiple Windows 
Another feature that gives the user a great deal of flexibility in constructing a custom interface that 
suits their needs is the ability to simultaneously open more than one window based on the same 
design. You can think of this as having multiple views of the same data. Each view would have 
unique properties such as which parameters are visible, the order in the display, the font size, and the 
viable design sorting order. 
To open another window click Create New Frame from the File Menu. There is no limit to the 
number of open frames that you can open at one time. 
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Row selection is synchronized among all of the open windows. For example, if you select a row in 
one window, even though the other open windows may have different sorting orders, the 
corresponding row in the other windows will also be highlighted. This feature allows easy 
identification of design candidates across several open windows. 
Creating New Design Specification Files 
To facilitate user customization of existing design specifications and encourage the development of 
new design specifications, the Deszgm Space Exp/orer yjpp/fca/fOM accepts plain-text design 
specification input files. The input files can be created with any text editor (in Windows use JVofepod, 
on a Macintosh use S;mpZe7e;cf, in UNIX use or K7, or use any other word-processing 
program that allows you to save your document as fezf). 
The input file language grammar is very similar to the extensible markup language (XML) 
specification. The input file is simply a list of e/emenfs that are denoted by fags. Differing types of 
elements represent the variety of different components that may be present in an input file. For 
example, one type of element represents a design equation, another type represents a constraint. 
There are other elements used to represent bibliographical information such as the authors' names, the 
title, the creation date, etc. The tags simply mart the beginning and ending of each element. 
Typical Development Procedure 
Constrained design problems are frequently encountered in science and engineering. The procedure 
for using it with the Design Space Exp/orer Application is summarized in the following steps. 
1) Identify the design degrees of freedom (iWepeWe/zf parameters). 
2) Express the performance parameters (dbpef%/eMf parameters) in terms of the independent 
parameters and other dependent parameters with the provision that no dependency rings are created. 
3) Express all solution constraints in terms of the independent and dependent parameters. Examples 
of typical constraints include /eas/Mify cons/ram# such as range-restrictions on signals, or 
joe/ybrmamce coMSfrawyfs like minimum or maximum values for specified performance parameters. 
4) Assemble the results from steps (1), (2) and (3) into an input file of the specified format described 
later in this document. 
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Tags 
Tags are used to mark the beginning and ending point of an element. A simple tag consists of an 
opening angle bracket, (<), followed by a tag name, and then a closing angle bracket, (>). Consider 
the following examples <AUTHOR>, <DATE>, and <EQUATION> 
Tags come in two different varieties: sfarfmg tags and eWmg fogs and tags always occur in pairs. As 
suggested by their name, a starting tag marks the beginning of an element and a matching ending tag 
marks the end of the element. Matching starting and ending tags have identical tag names except the 
ending tag's tag name is prefixed by a "/". For example, the tag <AUTHOR> marks the beginning of 
an element while the tag </AUTHOR> would mark the end of the element. 
Note: tags are not case sensitive; <DATE> is equivalent to <date>. 
Starting tags can contain additional information within them which is used to customize the attributes 
of the element the tag is denoting. Consider the following example, 
«CONSTRAINT DESC="Minimum Width" width 
> 3 
</CONSTRAINT 
In this example, the constraint element is assigned the descriptive name "Minimum Width" by 
specifying it within the starting tag 
Title Elements 
7/f/g e/gmemfs define the title of the design specification file. This title appears in the 'about the 
current design spec.' dialog and the title bars of the windows. 
Eza/Mp/e." 
<DSFTITLE> The Sample Title </DSFTITLE> 
Author Elements 
vW&or g/emgMfs are used to specify the names of the authors of the design specification file. There is 
no limit to the number of authors that can be specified. The order the authors will appear in the 
graphical interface will be in the same order as they appear in the design specification file. 
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<AUTHOR> John Smith </AUTHOR> 
<AUTHOR> William Jefferson Clinton </AUTHOR> 
Revision Elements 
A revision e/e/Hgnf is used to specify the revision number of the design specification file. 
Examp/g.' 
<REV> 1.0 </REV> 
Date Elements 
A ùkfg e/emenf specifies the date the design specification file was released. 
Examp/e." 
<DATE> July 4, 1776 </DATE> 
URL Elements 
A URL element specifies the address of a WWW page that is launched when the design specification 
file is loaded by an applet. 
Earamp/e. 
<URL> http://www.someurl.com </URL> 
Equation Elements 
Each equation element in the input file defines a parameter. If the defined parameter depends on the 
value of other parameters, then it is a (/epenf/emf parameter. Otherwise it is an /WqceWgnf parameter. 
Equations are declared using the following syntax: 
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<EQUATION attribute_list> var_name = math_forinula </EQUATION> 
where is a white-space separated list of a combination of the relevant attributes 
contained in Table 13, varmawe is the name of the parameter whose value is explicitly defined as a 
function of other variables and numerical constants by the equation expressed by mafA_/brmw/a. 
Table 13 Attributes of the equation element 
Attribute Description 
CATEGORIES="catl ;cat2;" SpeciGes the categories the parameter defined in this equation 
belongs to. Note that a parameter can simultaneously be a 
member of more than 1 category at a time. The categories are 
defined in a semicolon separated list. 
CONSTANT Specifies that the user cannot interactively modify the value of 
the parameter. 
DESC-text description" A short textual description of the equation. Used to customize 
ToolTips and error messages. 
HIDDEN Sets this parameter's default visibility to be hidden. If this 
attribute and the visible attribute simultaneously appear in the 
same equation, an error will be thrown. 
DIGITS=x Specifies that x digits after the decimal place are to be 
displayed (default value = 3). 
VISIBLE=ppi Sets this parameter's default visibility to be shown with a 
position priority index of ppz. If this attribute and the hidden 
attribute simultaneously appear in the same equation, an error 
will be thrown. 
NOTATION^ ENG | SCI Sets the type of notation for formatted displays. "ENG" 
corresponds to engineering notation while "SCI" corresponds 
to scientific notation. 
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To make the tabular graphical user interface more user friendly, the parameters can be grouped into 
broad categories using the CATEGORIES attribute. This allows the user to quickly perform 
identical actions on parameters that belong to the same category at one time rather than having to act 
on each one of them independently. Each parameter can simultaneously belong to more than one 
category. The categories are specified using a semicolon separated list. 
The position priority index associated with the VISIBLE attribute is used to determine the default 
location of parameters in the tabular graphical user interface. Parameters with lower position priority 
indices are placed further to the left in the display. Parameters with equal indices are arranged 
alphabetically going left to right in the display. 
The use of the optional, descriptive labels is highly recommended because they can greatly enhance 
the effectiveness of the graphical user interface by allowing for the customization of error messages, 
and the addition of descriptive ToolTips that are automatically displayed when the mouse rolls over 
specific areas of the display. 
In order to function correctly, the dependency graph defined by the relationships among the equations 
must be If a set of equations is defined that contains a dependency loop, e.g. vl depends on 
v2 that depends on vl, an endless computation cycle would result. Therefore the program checks for 
dependency cycles and throws an exception if one is detected. 
Examples: 
<EQUATION> x = -3 + 41 </EQUATION> 
Defines a parameter named 'x' and assigns it a complex value of -3+4i. Since no attributes were 
specified in the starting tag, 'x' assumes the default set of attributes. Since the right hand side of the 
assignment evaluates to a numerical value, with no dependence on other parameters, 'x' is an 
variable. 
<EQUATION DESC="Underdamped Response" HIDDEN> 
y = 1 - exp( x * t )**2 
</EQUATION> 
This example defines a dependent parameter named 'y' that depends upon two other variables: 'x' 
and T. To customize the ToolTips and error messages associated with 'y' it has been assigned a 
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short textual description of "Underdamped Response". The parameter has also been declared 
meaning that, by default, it will not initially be visible in the tabular display. 
<EQUATION 
DESC="Sampling Instant" 
CATEGORIES="Time Domain;User Modifiable" 
VISIBLE=10 DIGITS=4 NOTATION=ENG> 
t_s = le-5 
</EQUATION> 
This example defines a dependent variable 't_s' with a description of "Sampling Instant". The 
parameter is a member of the "Time Domain" and "User Modifiable" parameter categories. The 
VISIBLE attribute specifies that the parameter will initially be visible in the tabular display. The 
parameter has been assigned a position priority index (ppi) of 10 which means that all other visible 
parameters with ppi's less than 10 will lie to the left of 't_s' and those with ppi's greater than 10 will 
lie to the right in the display. Other parameters that also have ppi's of 10 will be ordered 
alphabetically from left to right in the display. For formatted displays, the numeric value of this 
parameter will be shown with four significant digits in engineering notation. 
Constraint Elements 
Constraint elements are declared as: 
CCONSTRAINT attribute_list> 
comparison (( and | or | xor ) comparison )* 
</CONSTRAINT 
where the parentheses are used for grouping only and don't really appear in the constraint definition 
and is a white-space separated list of a combination of the relevant attributes contained 
in Table 14. The "|" indicates the logical 'or' operation and the represents that the preceding 
quantity in parentheses might be repeated zero or more times. In words, a constraint element consists 
of a list of cofMjPansoM items separated by the logical operators "and", "or", or "xor". The 
co/Mpo/VsoM item is defined as: 
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comparison ::= formula ( == I > I < I <= I >= I != ) formula 
where the non-terminal /brmw/o is a mathematical equation that evaluates to a numerical value (see 
section 0). Note that the relational operators that include greater-than or less-than do not make sense 
for complex operands. Therefore, they are re-defined to consider only the real components of the 
operands only. The complex components are ignored during comparisons. 
Table 14 Attributes of the constraint element 
Attribute Description 
DESC="text description" 
A short textual description of the constraint. Used to 
customize ToolTips and error messages. 
Examp/es; 
«CONSTRAINT DESC="Causality"> t >= 0 </CONSTRAINT> 
This example defines a constraint named "Causality" that evaluates to frwe when the variable / is 
greater than or equal to zero. 
-(CONSTRAINT DESC="Stability"> re(x) < 0 </CONSTRAINT> 
This example shows that the argument of the comparison operation can be more complicated than a 
single variable, it can be any expression that evaluates to a number. In this case, the constraint 
evaluates to frwe when the real part of is less than zero. 
-(CONSTRAINT DESC="Valid Output Range"> 
y < 3 and y > -3 
</CONSTRAINT> 
Defines a more sophisticated constraint that ensures a variable is within a given range (note: if y is 
complex, the imaginary part is ignored). 
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«CONSTRAINT DESC="Sophisticated Constraint"> 
abs(x) == 0 or { y < 3 and y > -3 } 
</CONSTRAINT> 
Set-brackets are used to group operations at the logical operation level. Sophisticated logical 
functions can be compactly written by nesting logical operations. The logical expression inside the 
set-brackets is fully evaluated prior to performing the 'or' operation. 
Plot Elements 
Design Space Explorer has the ability to plot relationships. Plot elements are declared as: 
<P10T attribute_list> 
("series_name" = "formula")+ 
</PLOT> 
where is a white-space separated list of a combination of the relevant attributes 
contained in Table 15. The represents that the preceding quantity in parentheses must be 
repeated at least once and may be repeated more than once fbr more than one series on the same axes. 
The quotation marks used to delimit the series name are required only if the name contains 
whitespace characters. 
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Table 15 Attributes of the plot element 
Attribute Description 
NAME="plot_name" A unique name used to identify the plot. The 
name cannot contain whitespace characters. 
This attribute is required. 
TITLE="plot title" The plot's title 
XLOG(=TRUE | FALSE)? Flag used to indicate the independent axis 
should have a logarithmic scale. 
XAUTORANGE(=TRUE | FALSE)? Flag used to indicate if the independent axis 
should automatically rescale itself to fit the 
data. 
XLABEL="axis_label" Defines the independent-axis label 
XMIN=X0 Used to define the minimum of the 
independent-axis range when XAUTORANGE 
is false. 
XMAX=X1 Used to define the maximum of the 
independent-axis range when XAUTORANGE 
is false. 
YLOG(=TRUE | FALSE)? Flag used to indicate the dependent-axis should 
have a logarithmic scale. 
YAUTORANGE(=TRUE | FALSE)? Flag used to indicate if the dependent-axis 
should automatically rescale itself to fit the 
data. 
YLABEL="axis_label" Defines the dependent-axis label 
YMIN=Y0 Used to define the minimum of the dependent-
axis range when YAUTORANGE is false. 
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Table 15. Attributes of the plot element (cont.) 
Attribute Description 
YMAX=Yl Used to define the maximum of the dependent-
axis range when YAUTORANGE is false. 
GRID(=TRUE | FALSE)? Flag used to specify the grid should be visible 
(default is visible). 
LEGEND(=TRUE | FALSE)? Flag used to specify if the legend should be 
visible (default is not visible). 
MARKERS(=TRUE | FALSE)? Flag used to specify if point-markers should be 
visible (default is false). 
SWEEPVAR-'sweep_variable name" Specifies the name of the independent variable 
that will be swept. 
SWEEPMIN=SO Used to define the minimum of the range over 
which the independent variable is swept. 
SWEEPMAX=S1 Used to define the maximum of the range over 
which the independent variable is swept. 
SWEEPLOG(=TRUE | FALSE)? Flag used to indicate if the samples should be 
space logarithmically or linearly 
(defaulNinear spacing). 
POiNTCOUNT=n Number of sample points 
NEWENTRIESVIS(-TRUE | FALSE)? Flag used to specify that when new designs are 
added to table of viable designs that their 
resultant data series be automatically visible in 
the plot (default = true). 
DESC="tcxt description" A short textual description of the plot. Used to 
customize ToolTips and error messages. 
86 
<PLOT NAME»"TimeSweep" SWEEPVAR="t"> 
"y(t)" = "sin(w*t + theta)" 
</PLOT> 
This example defines a plot named "TimeSweep" with a sweep variable named "t". The plot contains 
one data series named "y(t)" whose value is specified by the formula "sin(w*t + theta)". 
<PLOT NAME-= "TimeSweep" SWEE PVAR= "t"> 
"ys" = "sin(w*t + theta)" 
"yc" = "cos(w*t + theta)" 
</PLOT> 
This example is the same as the previous example except that it includes two data series to be plotted 
on the same axes. 
<PLOT NAME="Phase" TITLE="Phase Response" XLOG XAUTORANGE 
XLABEL="Frequency" YLOG=false YAUTORANGE=false YMIN=-90 YMAX=180 
YLABEL="Phase" GRID=true LEGEND=true MARKERS=false SWEEPVAR="w" 
SWEEPMIN=0.01 SWEEPMAX=1.0E9 POINTCOUNT=100 SWEEPLOG=true 
NEMENTRIESVIS^true > 
"Open-Loop" = "arg(Hol)*RAD_TO_DEG" 
</PLOT> 
This is a more complex example that specifies many of the available options specified in Table 15. 
Include Elements 
While loading a given design specification file into the Design Space Explorer Application, another 
design specification file can be dynamically included (inserted) into the design specification via the 
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When Design Space Explorer encounters the following statement while loading a DSF file, it inserts 
the contents of the file located at c.vkomsfaMf&dke into the input stream at the point where the include 
statement occurred. This is an example of how an absolute path is used to incorporate an include file 
on a Windows-based machine. 
<INCLUDE> c:/constants.dse </INCLUDE> 
When Design Space Explorer is running as an applet, including files by specifying the absolute path 
of a file may not work due to security restrictions. In these situations, use a URL to refer to the 
desired include file. 
<INCLUDE> http://www.someplace.com/constants.dse </INCLUDE> 
Relative addressing can also be used to refer to include files. The following example looks fbr an 
include file called cow/aM/s.dkg in the same place as the design specification file that contains the 
include statement. 
<INCLUDE> inc/constants.dse </INCLUDE> 
If the previous example was encountered while loading a design specification file from a URL such 
as http://www.somcDlace.com/desi2n.dse. Design Space Explorer would search fbr a file named 
http://www.someDlace.com/inc/constants.dse. Likewise, if the previous example was encountered 
while loading a design specification file such as the application would search for 
Filter Elements 
Filter elements facilitate variable substitution in text files. They allow users to create customized 
reports based on the design's current values. 
Menu items are added to the menu hierarchy fbr each filter element in the design specification file. 
The user activates the variable substitution process by selecting the corresponding menu item. When 
activated, the specified text file is processed. Each specially delimited variable placeholder is 
replaced with its numerical equivalent obtained from the current design. 
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where is a white-space separated list of a combination of the relevant attributes 
contained in Table 16 andspecifies the absolute or relative address of the text file to be processed. 
Table 16 Attributes of the Fi/fer element 
Attribute Description 
Menu = "colon delimited list" A colon delimited list describing the desired menu to 
place the new Menultem on. For example "File:Create" 
places the new Menultem on a submenu of the menu 
called Creafe. 
MenuText="menu text" The text that will appear in the menu of the Menultem 
used to activate the action. This is a required attribute. 
A parse exception will be thrown if it is not defined. 
Notation="ENG|SCI" Specifies whether all numeric quantities should be 
formatted in scientific or engineering notation. If not 
specified, each quantity is formatted according to its 
properties specified in the DSF file. 
Digits=n Specifies the number of significant digits used in 
formatting all numeric quantities. If not specified, each 
quantity is formatted according to its properties specified 
in the DSF file, n must be a positive integer less than or 
equal to 10. 
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Variables are delimited in the input file using where vorMzme is the name of a properly 
defined variable in the design specification file. A few special variables used for date and time 
stamping are automatically defined. Their names are DATE , TIME , and DAihllME . 
Example: 
Table 17 lists the contents of a design specification file that declares three variables and a filter 
element. When this file is processed by Design Space Explorer, a menu called creak is added to the 
menu bar of the application window. The crgafg meww contains the menu item When the 
menu item is activated, variable substitution is performed on the text file fesfFi/fer.&f. The 
contents of fasf/u/fer.tcf are listed in Table 18. The results are listed in Table 19. 
Table 17 Contents of design specification file 
<EQUATION> Width = 4 </EQUATION> 
<EQUATION> Length = 5 </EQUATION> 
<EQUATION DIGITS=6> Area = Width * Length </EQUATION> 
<FILTER MEKU="Create" MENUTEXT="Report"> testFilter.txt </FILTER> 
Table 18 Contents of the text Ale fepffWfer.a:/ used to demonstrate variable substitution 
Report Created: ${ DATETIME } 
The total area for a plot of ${Width)m X ${Length}m is ${Area) m"2. 
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Table 19 Resultant text file created by variable substitution 
Report Created: Aug 19, 2002 11:30:10 AM 
The total area for a plot of 4.00m X 5.00m is 20.0000 m"~2. 
Simple Input File Example 
Up to this point in this document, each type of input file element has been independently described. 
Now it is time to put the pieces together into one comprehensive example that you can study. 
Although Design Space Explorer can be used on any constrained design problem from any discipline, 
the example provided here will focus on a circuit design problem. Consider the circuit schematic of 
the common source amplifier shown in Fig. 40. 
VDD 
V 
Fig. 40 Common source amplifier with a resistive load schematic 
When creating a new design specification file, the first thing that is typically done is to declare the 
relevant bibliographical information. This involves declaring a title, the authors' names, a revision 
number, release date, and a URL where documentation can be found. For this example, the header 
information might look something like the example code shown in Table 20. 
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Table 20 Declaration of bibliographical information 
<DSFTITLE> 
Single Stage Common Source Amplifier with a Resistive Load 
</DSFTITlE> 
<AUTHOR> 











Let's assume the transistor of Fig. 40 is operating in the saturation region. This means we will need 
to impose a constraint on our solution to ensure that this is indeed the case. For a NMOS transistor to 
operate in the saturation region the transistor has to be om (its excess-bias (VEB) > 0) and its drain to 
source voltage (VOQ) has to exceed its excess bias. Therefore we need to add the following 
constraint element to the input file: 
Table 21 Constraint that ensures the transistor operates in the saturation region 
<CONSTRAINT DESC="Transistor Saturation Requirements 
VEB > 0 and VOQ > VEB 
</CONSTRAINT> 
If we further assume the transistor operates in strong inversion, the square-law model of the transistor 
can be applied. Therefore, to ensure that the transistor operates in strong inversion we add the 
following constraint. 
Table 22 Constraint that ensures the transistor operates in strong inversion 
«(CONSTRAINT DESC="Strong inversion Requirement'^ 
VEB >0.15 
</CONSTRAINT> 
When the constraints in Table 21 and Table 22 are satisfied, a square-law model similar to equation 
46 can be used to model the transistor. 
(l + ) (46) 
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where Iq is the quiescent current flowing from drain to source, k, is the product of electron mobility 
and the oxide capacitance density, B is the width/length ratio of the transistor, Vc is the gate voltage, 
Vy is the threshold voltage, X is the channel length modulation parameter, and Voq is the quiescent 
output voltage. 
Equation 46 can be simplified slightly by introducing an intermediate variable called the excess bias 
voltage (Vga) which is defined as: 
Choosing Ves to be a dependent (computed) parameter, (48) can be implemented by the code 
displayed in Table 23. Notice that was declared to be a member of two categories: 
and large 
<EQUATION 
DESC="Excess Bias (V)" 
CATEGORIES="Dependent;Large Signal" 
HIDDEN> 
VEB = sqrt( 2 * IQ / (KN * B * (1 + LAMBDA * VOQ))) 
</EQUATION> 
In the example circuit, V%, kg, 1, and the supply voltage, Voo, are all process-specific parameters. 
Once the specific fabrication process is chosen, the numerical values of these parameters are known. 
Table 24 contains the code used to define the values of these parameters for a hypothetical fabrication 
process. Notice that these parameters are each declared to be members of the and 
Process groups and that they are each assigned a default visibility of AwYdeM. 
f & B  - (47) 
Substituting (47) into (46) and solving for VgB yields: 
(48) 
Table 23 Code used to define the dependent variable 
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Table 24 Code used to define the process-specific parameters 
<EQUATION 
DESC="Threshold Voltage (V)" 
CATEGORIES-" Independent ; Process" 
HIDDEN> 
VT = 1.0 
</EQUATION> 
<EQUATION 
DESC="Mobility * Cox (A/V**2)" 
CATEGORIES="Independent;Process" 
HIDDEN> 
KN = 100E-6 
</EQUATION> 
<EQUATION 






DESC="Supply Voltage (V)" 
CATEGORIES-"Independent; Process" 
HIDDEN> 
VD D  = 3 . 3  
</EQUATION> 
The parameters in equation (48) that have not yet been defined, fF,, aW are defined as 
independent parameters in the code shown in Table 25. In a given process under specified loading, 
these three variables are the primary degrees of freedom that a designer has the flexibility to change. 
Given their importance, these variables are by default visible and are assigned position priority 
indices that will ensure they are visible in the display. 
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Table 25 Other independent large-signal parameters 
<EQUATION 
DESC="Quiescent Output Voltage (V) " 
CATEGORIES="Independent;Large S ignal" 
VISIBLE=10> 
VOQ  = 2 . 0  
</EQUATION> 
<EQUATION 
DESC="Quiescent Current (A)" 





DESC="Transistor Length (m)" 
CATEGORIES^"Independent" 
VISIBLE=30> 
LI = 10e-6 
</EQUATION> 
<EQUATION 
DESC="Transistor Width (m)" 
CATEGORIES="Independent" 
VISIBLE=40> 
W1 = 20e-6 
</EQUATION> 
Ignoring the parasitic gate-drain and drain-bulk capacitances, the small-signal transfer function of the 
circuit shown in Fig. 40 can be written as: 
#W = ^ (49) 
2d + A + 
The code required to calculate the response at a particular frequency is contained in Table 26. 
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Table 26 Evaluation of the transfer function at a particular frequency 
<EQUATION 
CATEGORIES="Independent;Small Signal" 
"DESC="Evaluation frequency (Hz)"> 





DESC="Evaluation frequency (rad/s)"> 





DESC="Complex Frequency Variable"> 




DESC="Open-Loop Transfer Function" 
CATEGORIES^"Dependent;Small Signal" 
HIDDEN> 
Hoi = - gm / (gd + 1/RL + s*CL) 
</EQUATION> 
Using the open-loop transfer function given in (49), it is possible to derive expressions for several 
small signal performance parameters including the DC gain, the bandwidth, and the gain-bandwidth 
product. The code required to implement these expressions in the design specification file is shown 
in Table 27. 
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Table 27 Small signal performance parameters 
<EQUATION 
DESC="DC Gain" 
CATEGORIES^" Dependent; Performance; Small Signal" 
VISIBLE=40> 




CATEGORIES="Dependent;Small Signal ; Performance" 
VISIBLE=5Q> 
BW = ( 1/RL + gd ) / ( 2 * CL * 3 .141592653 ) 
</EQUATION> 
<EQUATION 
DESC="UGF or Gain-Bandwidth (Hz)" 
CATEGORIES="Dependent;Small Signal ; Performance" 
VISIBLE=60> 
UGF = AO * BW 
</EQUATION> 
The small signal performance parameters in Table 27 are defined in terms of the small signal 
transconductance gm, the channel conductance g& the load resistance Ri_, and the load capacitance, C^ 
The transconductance and channel conductance can each be derived from the large signal parameters 
already defined as shown in Table 28. Since gm and gd are intermediate quantities used to derive the 
performance parameters of interest, we have chosen to make them hidden by default. 











gd = LAMBDA * IQ 
</EQUATION> 
The quiescent output current, quiescent output voltage, and supply voltage were each defined as 
independent variables earlier in Tables 24 and 25. Therefore, we know the current flowing through 
R^ and the voltage across it. The required size of R^ can be computed using Ohm's Law as shown in 
the code present in Tabic 29. 
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RL = (VDD - VOQ) / IQ 
</EQUATION> 
The load capacitance C^ is an independent parameter that is really determined by the application 
under consideration. Once the application is identified, the loading is usually specified. The code in 
Table 30 is used to define the load capacitance. 
Table 30 Code used to define the load capacitance Q. 
<EQUATION 
DESC="Load Capacitance (F)" 
CATEGORIES^"Independent" 
HIDDEN> 
CL = 20e-12 
</EQUATION> 
Power consumption is another performance parameter that is often of interest to designers. The code 
in Table 31 demonstrates how we can add a power consumption performance parameter to the design 
specification file. Other performance parameters could be defined in a similar manner. 
Table 31 Definition of the power consumption performance parameter 
<EQUATION 
DESC="Power Consumption (W)" 
CATEGORIES="Dependent; Small Signal;Performance" 
VISIBLE=70> 
P = IQ * VDD 
</EQUATION> 
Since it has not previously been defined and we will need it to restrict the solution space to viable 
solutions only, an expression for the gate voltage is declared as shown in Table 32. 
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Table 32 Expression used to compute the gate voltage 
<EQUATION 
DESC="DC Gate Voltage (V) " 
CATEGORIES™"Dependent ; Large Signal" 
HIDDEN> 
VG = VEB + VT 
</EQUATION> 
Some additional constraints are required to eliminate solutions that are not viable due to voltage range 
limitations on the transistor's gate and the output node. These voltage range constraints are shown in 
Table 33. 
Table 33 Additional constraints on solution due to limited gate voltage range 
-(CONSTRAINT DESC="Quiescent Output Voltage : Range Restriction"> 
VOQ < VDD and VOQ >0.0 
</CONSTRAINT> 
<CONSTRAINT DESC="Acceptable Gate Voltage Range"> 
VG < VDD and VG > VT 
</CONSTRAINT> 
The code shown in Table 34 implements a plot of the open-loop magnitude response similar to the 
one shown in Fig. 41. 
Table 34 Code used to plot the magnitude response 
<Plot 
Name="Magnitude Response" 
Title="Open-Loop Magnitude Response" 
















"Hol_mag" = "abs(Hoi)" 
</Plot> 
j£i)|ien I nii|i In 
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Frequency (Hz) 
Fig. 41 Open-loop magnitude response 
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Tbe filter element of Table 35 is included to allow the user to create a customized SPICE netlist based 
on the design's current values. This element adds a menu called "creak " to the menubar and places a 
user selectable menu item named ' fKwL$^/ce Nef/isf" in it. When the user activates the menu item, 
the application parses the file "Mef/trf.bcf " and substitutes numerical values fbr symbolic variables 
present in the file. The resultant SPICE netlist is presented in a new editor pane. An example netlist 
file is included as Table 36. 
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Table 36 SPICE netlist containing symbolic variables 
Common-Source Amplifier with Resistive Load 
* WinSpice Netlist 
* Created: ${ DATETIME } 
* Estimated Performance: 
* DC Gain = ${A0} 
* Power (W) = ${P} 
* UGF (Hz) = ${UGF} 
* BW (Hz) = ${BW} 
VDD ndd 0 DC ${VDD} 
VSS nss 0 DC 0.0 
VGS in nss DC ${VGS} AC 1.0 
RL ndd out ${RL} 
CL out nss ${CL} 
Ml out in nss nss CMOSN w=${Wl} 1=${L1} 












. E N D  
That concludes the example. Of course, this design specification can easily be modified or extended 
to fit your particular needs. Using this same approach you can develop design specification files for 
your own custom applications. For reference, the entire design specification code listing has been 
included in Table 37. Fig. 42 shows a screen snapshot of the resulting application window after 
loading the "comprehensive example" design specification file contained in Table 37. Notice the 
bibliographic information specified in the input Ale is visible in the feedback pane and the parameters 
are ordered in the display based upon their position priority indexes. 
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Fig. 42 Screen snapshot aAer loading the "comprehensive example" 
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Table 37 Entire Design Specification File for the comprehensive example 
<<DSFTITLE> Single 
Stage Common Source Amplifier with a Resistive Load 
</DSFTITLE> 
<AUTHOR> 











<CONSTRAINT DESC="Transistor Saturation Requirement"> 
VEB > 0 and VOQ > VEB 
</CONSTRAINT> 
-(CONSTRAINT DESC="Strong Inversion Requirement'^ 
VEB > 0.15 
</CONSTRAINT> 
<EQUATION 
DESC="Excess Bias (V)" 
CATEGORIES="Dependent;Large Signal" 
HIDDEN> 
VEB = sqrt( 2 * IQ * LI / (KN * Ml * (1 + LAMBDA * VOQ))) 
</EQUATION> 
<EQUATION 
DESC="Threshold Voltage (V)" 
CATEGORIES^"Independent;Process" 
HIDDEN> 
VT = 1.0 
</EQUATION> 
<EQUATION 
DESC="Mobility * Cox (A/V**2)" 
CATEGORIES="Independent; Process" 
HIDDEN> 
KN = 100E-6 
</EQUATION> 
<EQUATION 






Table 37. Entire Design Specification File for tbe comprehensive example (Cont.) 
<EQUATI0N 
DESC="Supply Voltage (V)" 
CATEGORIES="Independent;Process" 
HIDDEN> 
VDD = 3.3 
</EQUATION> 
<EQUATI0N 
DESC="Quiescent Output Voltage (V)" 
CATEGORIES="Independent; Large Signal" 
VISIBLE=1C> 
VO Q  = 2 . 0  
</EQUATION> 
<EQUATION 










W1 = 20e-6 
</EQUATION> 
<EQUATION 









DESC="Evaluation frequency (Hz)"> 





DESC="Evaluation frequency (rad/s)"> 





DESC="Complex Frequency Variable"> 
s = (0+li)*w 
</EQUATION> 
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Table 37. Entire Design Specification File for tbe comprehensive example (Cont.) 
<EQUATION 
DESC="Open-Loop Transfer Function" 
CATEGORIES="Dependent;Small Signal" 
HIDDEN> 












BW = ( 1/RL + gd ) / ( 2 * CL * 3.141592653 ) 
</EQUATION> 
<EQUATI0N 
DESC="UGF or Gain-Bandwidth (Hz)" 
CATEGORIES="Dependent;Small Signal;Performance" 
VISIBLE=70> 



















RL = (VDD - VOQ) / IQ 
</EQUATION> 
<EQUATION 
DESC="Load Capacitance (F)" 
CATEGORIES="Independent" 
HIDDEN> 
CL = 20e-12 
</EQUATION> 
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Table 37. Entire Design Specification File for the comprehensive example (Cont.) 
<EQUATION 
DESC="Power Consumption (W)" 
CATEGORIES="Dependent; Small Signal;Performance" 
VISIBLE=70> 
P - IQ * VDD 
</EQUATION> 
<EQUATION 
DESC="DC Gate-Source Voltage (V)" 
CATEGORIES="Dependent;Large Signal" 
HIDDEN> 
VG = VEB + VT 
</EQUATI0N> 
<CONSTRAINT DESC="Quiescent Output Voltage Range Restriction"> 
VOQ < VDD and VOQ >0.0 
</CONSTRAINT> 
"(CONSTRAINT DESC=" Accept able Gate Voltage Range "> 




Title="Open-Loop Magnitude Response" 

























Special thanks to Sandy Anderson of Middlesex University and Priyantha Jayanetti of the University 
of Maine for their contribution of the Complex number class used for this project. It is publicly 
available at www.netlib.ors. 
Additional thanks go to Edward A. Lee and Christopher Hylands at U. C. Berkeley for the Ptplot 
package from which the plotting routines used in this project were derived. The Ptplot package is 
publicly available at http://ptolemv.eecs.berkelev.edu/iava/ptplot/. 
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Appendix A. Source Code 
Please see the supplemental CD-ROM for copies of the source code and documentation. 
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CHAPTER 6. MODELING AMPLIFIERS USING DESIGN 
SPACE EXPLORER 
This document describes the development of Design Space Explorer (DSE) models for a few 
commonly-used amplifier topologies including a standard single-stage differential amplifier, the 
telescopic-cascode amplifier, and a two-stage amplifier. Extrapolating the basic procedures outlined 
here, models for other structures can easily be developed. 
Prior to discussing the particular amplifier architectures, some introductory material will be presented 
to provide the necessary background, describe some of the assumptions, and introduce the notation 
used. Next, the model of each amplifier architecture will be described in detail. 
Common Material 
This introductory section contains material that is common to each of the amplifier architectures that 
will be considered. Putting this material up front circumvents the need to duplicate information in 
later sections of the document. 
Degrees of Freedom 
The usual procedure for developing a DSE Model involves identifying an independent set of variables 
referred to as «degrees of/reedo/M (DOF) and expressing the performance parameters in terms of those 
variables. Best results are obtained by choosing a minimal set of variables for the DOFs. Since 
humans have an easier time conceptualizing linear relationships than nonlinear ones, it is also helpful 
if the performance parameters are linearly related to the DOFs where possible. 
In the general case, most designs require a large number of degrees of freedom to fully characterize 
the possible design space. However, in a specific application, the actual number of variables the 
designer may have the freedom to vary may be much less. 
For example, using a top-down design methodology, several design parameters are determined by the 
requirements of the system the amplifier will be used in. These parameters are usually related to 
interfacing with the other components of the system. Examples might include the common-mode 
input and output ranges or the capacitive load on tbe amplifier. The values of these parameters may 
be dictated by needs of the other components in the system and are typically agreed upon prior to the 
actual design of the amplifier. For a given design, these parameters are typically set at the beginning 
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of the design process and not modified again. In this case, the general model defines the 
common-mode ranges and the capacitive load to be degrees of freedom. However, in the specific 
application described, these variables are fixed and not available for change during the actual design 
process. 
Since the variables that are fixed vary from application to application, rather than designing the DSE 
model for a specific application's requirements, it is good practice to try to keep the models as 
general as possible. It is also good practice to make all the DOFs visible by default. This allows the 
user to assign values to the DOFs whose values are dictated by the application upon startup. Then 
he/she can AWe the static parameters which eliminates their display in the graphical user interface. 
Following this approach ensures the fixed parameters are assigned the proper value and helps to focus 
the designer's attention on the design's actual degrees of freedom. 
Large-Signal Device Models 
Large-signal models relate a device's terminal currents to its terminal voltages. These models are 
required to find a circuit's operating point. 
Design Space Explorer is not meant to be a replacement for SPICE. On the contrary, it allows a 
designer to more quickly explore the achievable design tradeoffs prior to committing a design to a full 
SPICE simulation. Simple device models are employed to avoid obscuring the procedure with too 
much complexity. Designers interested in more accurate models can modify the examples presented 
here to include the second-order effects of interest. 
The square-law model was employed to model strongly inverted FETs operating in saturation. 
Equations (50) and (51 ) contain the square law equations for NMOS and PMOS devices respectively. 
4m = 4^ (%,, - Par )' (1 + A/a, ) (50) 
(51) 
The parameters in the formulae have their usual values. They are described in Table 38. 
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Table 38 Parameters of the large-signal device models 
Name Description 
W Device width (m) 
Leg Effective device length (m) = I^wn - 2 * LD 
Vos, Vso Gate-source and source-gate voltages respectively (V) 
VrN, Vr? NMOS and PMOS threshold voltages respectively (V) 
(considered constant - ignore body effect) 
, Ap Channel length modulation parameters (K"' ) 
Vos, Vso Drain-source and source-drain voltages respectively (V) 
Electron and hole mobility respectively (—— ) 
r r ^ F ^ NMOS and PMOS oxide capacitance densities — 
I '" ' /  
Calculated via Eox/Tox 




As a result, (50) and (51) can be expressed more succinctly as: 
a (=3) 
'<*  -W0 + KVos )  (54)  
and 
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h0p=P r^~K;-V r rf (> + V®) (55) 
Contrary to usual convention, as they are used in (55), and A are both defined to be positive 
quantities. 
Excess Bias Voltage 
For a FET, the threshold voltage is the minimum gate-source potential that causes an inversion layer 
to form under the gate. The FET does not conduct until the gate-source voltage exceeds the threshold 
voltage. Increasing the gate-source voltage beyond the threshold increases the conductivity of the 
device, turning the device on harder. As a convenient measure of how hard a particular device is 
turned on, a term called the overdnve or vo/fage is often used. These terms simply refer 
to the amount by which the gate-source voltage exceeds the device threshold. For an NMOS 
transistor, 
where Keg is the gate-source voltage and Fr is the threshold voltage. Remembering the polarity of a 
signed quantity can be difficult when you have many different variables you are working with. 
Therefore, some practitioners prefer to work only with positive quantities. For this reason, the excess 
bias for a PMOS is sometimes defined as the negative of (56) and is given by: 
Using these definitions, for both NFETs and PFETs, the devices are on when their excess bias 
voltages are positive. 
Ensure Operation in Strong Inversion 
No clear demarcation between weak and strong-inversion exists. Simple analytical models have been 
developed for transistors operating in both regions. Weak inversion models apply when excess bias 
voltages are very small while strong-inversion models are appropriate for large excess biases. In the 
transition region though, there is some question as to exactly which model should be used. Clearly, 
using the strong-inversion model for very small excess bias voltages would be inappropriate. For this 
reason, operation in strong inversion is assumed and minimum excess bias voltage constraints are 
y = y — F (56) 
(57) 
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placed on the solution to ensure that the strong inversion model is not used under weak inversion 
conditions. 
Kgg>KE8_Af/7V (58) 
There are differing opinions as to exactly how large VEB MTN should be. Some feel 5-6 thermal 
voltages is enough. Others believe a lower value is sufficient. For this reason, VEB MIN has been 
established as a user-modifiable parameter. By default, it is set to the conservative value of 150 mV 
and can be changed if desired. Constraints are added design specification file to ensure that (58) is 
satisfied for each device. 
Ensure Operation in Saturation 
Except in low-power or extremely low-voltage applications, the devices in the amplifiers that will be 
considered are normally biased to operate in saturation. For this reason, large-signal models 
appropriate for the saturation region were assumed. To ensure the models are not used in cases where 
one or more of the devices are not saturated, constraints were added to the design specification file. 




The small-signal frequency dependent models used for the FETs are shown in Fig. 43. Since an n-
well process was assumed, the NMOS and PMOS models differ slightly. 
Fig. 43 Frequency dependent small-signal models of (a) NMOS and (b) PMOS transistors 
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The transconductaace parameter is obtained by differentiating the large-signal expression for the 
current with respect to the gate-source voltage. For an NMOS transistor: 
g„„ = + = (61) 
Similarly, for a PMOS transistor: 
5 mp 3rœ L (62) 
The output conductance is the partial derivative of the large-signal current with respect to the 
drain-source voltage. For an NMOS transistor: 
s
- '  If= w* t ( ^-v™ f =  érf- (63) 
For a PMOS transistor: 
a/ PF 
OKgg A 1 + ^p^SO 
The process of estimating the sizes of the parasitic capacitors is described next. 
(64) 
Estimating FET Parasitics 
Although the specific physical layout of the circuit is required to accurately estimate the circuit 
parasitics, we can make a few assumptions to obtain reasonable estimates of their sizes. Fig. 44 




, w I t o r I 
n-well 
/ p-substrate (bulk material) 
Fig. 44 Relevant parasitic capacitances for FETs operating in saturation 
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The gate-drain capacitance, is a fixed-geometry capacitor. It has a value of: 
(65) 
where CL is the thin oxide capacitance density, PF is the device width, and I# is the lateral diffusion 
of the drain under the gate. 
The gate-source capacitance is given by: 
The first term corresponds to gate-source overlap due to the lateral diffusion of the source region. 
The second term corresponds to the distributed capacitance that exists between the gate and channel. 
The drain-bulk, drain-well, and well-bulk capacitors are junction capacitors. Their effective 
capacitance is operating point dependent and modeled by: 
where Cj and are the bottom and sidewall capacitance densities, and fo are the area and 
perimeter of the junction, is the forward bias applied to the junction (the junctions are almost 
always reverse biased), (j>B is the built-in potential associated with the junction, M/ and Mm*? are the 
bottom and sidewall junction grading coefficients. Please note that the coefficients for a PMOS and 
NMOS transistor differ. Therefore, although and are of the same functional form, under 
equal forward bias, their values will differ. 
Since the exact physical layouts of the devices are not available, estimates of the parasitics are 
required. To make reasonable estimates, knowledge of the layout style and the process design rules 
are required. Therefore, several constants have been defined in the DSE file. Table 39 lists the 
constants and their meanings. Their default values were obtained from the MOSIS CMOS scalable 
submicron (SCMOS-SUBM) design rules using the alternative contact to active. For use with other 
design rules including vendor specific rules, these definitions will need modification. For more 





Table 39 Design mies constants available for estimating parasitics 
Name Value Description 
LAM (?) 0.3^ Half the minimum process feature size 
spcWellDiffPot 18? Rule 1.2 Minimum spacing between wells at 
different potential 
actMinWid 3? Rule 2.1 Minimum width of active region 
spcAct 3? Rule 2.2 Minimum spacing of active regions 
of same type 
spcSDActWell 6? Rule 2.3 Minimum spacing source/drain 
active to well edge 
spcSWContWell 3? Rule 2.4 Substrate/well contact active to well 
edge 
spcPActNAct 4? Rule 2.5 Minimum spacing between 
non-abutting active of different implants 
polyMinWid 2? Rule 3.1 Minimum poly width 
spcPolyOverAct 3? Rule 3.2a Minimum poly spacing over active 
szCont 2? Rule 6.1 Exact size of contact 
ovActCont ? Rule 6.2b Minimum active overlap of contact 
spcContGate 2? Rule 6.4 Minimum spacing of contact to 
transistor gate 
One might assume that if the bulk and source diffusions are the same physical size, that the bulk-
source and bulk-drain capacitance would be the same. This is not the case. The bulk-source 
capacitor is larger because a portion of the distributed channel to bulk capacitance is lumped together 
and assigned to the bulk-source capacitance. 















A conductive channel exists under the gate of a device in saturation. As a result, a reversed-biased 
junction forms at the interface of the channel and the bulk material. Therefore, a junction capacitance 
is present between the bulk and the channel. Since there is no channel node in our device models, as 
an approximation, two-thirds of the distributed channel to bulk capacitance is assigned to the bulk-
source capacitance. The third term of (68) accounts for the distributed channel to bulk capacitance. 
Computational Efficiency Issues 
Design Space Explorer does not optimize the mathematical expressions used to compute the 
parameters. Therefore, the computational efficiency of Design Space Explorer can be improved by 
defining quantities that are computed more than once as intermediate variables. For example, 
suppose Y/ and 72 are defined as shown in (70) and (71) 
n = v4+# + C (70) 
yi = /f + g + D (71) 
yj and 72 can be computed more efficiently by the expressions shown in (72)-(74). An intermediate 
variable, T, was introduced to store the value of +5. 
71 = T + C (72) 
y i  =  r + D  ( 7 3 )  
r = + # (74) 
Since higher levels of abstraction are obtained through the use of intermediate variables, the task of 
writing design specification files is made easier through their use as well. 
Symmetric Response 
Applying arbitrary input signals {v,, y,} to the linear 2-port circuit of Fig. 45 elicits a response that 







Fig. 45 Two-port circuit excited by {v,, y?} results in {y,, y?} 
Using an arrow to represent the transformation, 
(75) 
The system is said to have a gymmefnc response if swapping the inputs results in a reversal of the 
output signals. 
|\1 T ^21 if < r —> ^ r, then response is symmetric (76) 
h J If, J 
Fully-differential amplifiers are electrically symmetric. Assuming perfect device matching, their 
responses are also symmetric. This property will be exploited to show that the total small-signal 
response of a fully-differential amplifier can be decomposed into separate common-mode and 
differential-mode components. 
The Total Small-Signal Response of a Fully-Differential Amplifier 
Suppose that arbitrary small-signal input signals {v^, are applied to a fully-differential amplifier. 
The resultant small-signal response will be designated as {v*,, Vo»}. 
kHy ™ 
The input signals can be equivalently expressed in terms of their common-mode and 
differential-mode components. 
k. ,+va /2|  kJ ( 7 8 )  
Km - v„/2j r.J 
Since the small-signal model is a linear approximation of the nonlinear response, superposition 
applies. The input is decomposed into four separate signals as shown in (79). The responses that 
would result if each of these signals were independently applied to the system are computed. The 
total response is the appropriately weighted summation of those responses. 
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(79> 
Supposé the first term in (79) is independently applied to the system. The resultant response will be 
designated as {y,,#}-
frm <8o) 
As discussed in 0, fully-differential amplifiers are symmetric and therefore have symmetric 
responses. As a result, the response due to the second term of (79) is given by: 
11.H3 (s,) 
The portion of the response due to common-mode input variations is found by summing (80) and 
(81). 
(82) 
v.._ y, + y J 
Designate the response of the system that would result if the third parenthesized term of (79) were 
applied as {y^,^}. 
ftHfcl <83i 
Since the response is symmetric, application of the fourth term would result in a response of: 
The portion of the response due to differential variations is found by subtracting (84) from (83). 
The total response is the summation of (82) and (85). 
JV,™ + Vw/2l +V:)+ (y, - )/2l 
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The common-mode and differential components of the output response can be computed as shown in 
(87) and (88) respectively. 
= =<j', + y2) @7) 
v,= ( y ,  - y J <88) 
Substituting (87) into (82) yields the response due to common-mode input variations. 
i i (89) 
Substituting (88) into (85) yields the response to differential input signals. 
1 T 1 if 1 
2  l - ^ l  2 | - v « ,  (90) 
Observe &om (89) that common-mode variations at the input result in common-mode output 
variations but do not result in differential variations at the output. From (90) it is evident that 
differential input variations result in differential output variations but do not result in common-mode 
output variations. Thus, amplifiers with symmetric responses do not exhibit common-mode to 
differential-mode or differential-mode to common-mode conversion (This is, in fact, not exactly true 
because the small-signal model is a linear approximation to a nonlinear set of equations that is only 
approximately valid for small-signal variations). 
Summing (89) and (90) yields the total small-signal response. 
|v„ 1 =  Jv„ + *„/2j  ^  |  =  k„ + V21 ( 9 1 )  
Expressed in the Laplace Domain, the relationship between and can be written as: 
= (92) 
where is the common-mode transfer function. Like the common-mode component, the 
relationship between and can be expressed in the Laplace Domain as: 
= (93) 
where is the differential-mode transfer function. Since the Laplace Transform is a linear 




Substituting (92) and (93) into the right-hand side of (95) yields frequency domain expressions for the 
total response in terms of the common-mode and differential-mode transfer functions. 
Transistor Layouts 
In order to develop a Design Space Explorer Model that accurately represents the available design 
tradeoffs, the circuit parasitics need to known. However, at the point in the design cycle where a 
designer is exploring a design space, the exact physical layout has not yet been determined. For this 
reason, we rely on estimates of the parasitics during design space exploration. 
Specific transistor layout styles are assumed for each transistor in the design. Based on these 
assumptions, reasonable estimates of the parasitics are obtained. 
Pairs 
In differential amplifiers, the transistors in the differential pair need to accurately match each other. 
Because they obtain accurate matching in the presence of process gradients, interdigitized 
common-centroid layouts are commonly used to realize differential pairs. Fig. 46 shows NMOS and 
PMOS differential pairs and examples of basic building-blocks that can be used to produce their 




Fig. 46 Differential pairs (a) NMOS diff. pair (b) NMOS building-block 
(c) PMOS diff. pair (d) PMOS building-block 
An interdigitized common-centroid layout based on one of the building-blocks of Fig. 46 is 
constructed by the following procedure. One or more instances of the building-block are connected 
together side-by-side to form a higher-level block referred to as block #1. A second block, block #2, 
is created by mirroring block #1 about a vertical line (horizontally flipping). Block #1 and block #2 
are connected to form the final structure. Fig. 47 shows examples of NMOS differential pair layouts 




Fig. 47 Interdigitized common-centroid NMOS differential pair layouts (a) ABBA sequence (b) 
ABABBABA sequence (c) ABABABBABABA sequence 
For these layouts, the sensitivity to process gradients is minimized by choosing the interdigitization 
sequence that results in the "agwaresf " aspect ratio. In special cases, other factors, such as packing 
density, may compel the designer to choose an aspect ratio that is not equal to one. The aspect ratio 
of the active area of an interdigitized common-centroid layout based on the building blocks of Fig. 46 




The variable refers to the aspect ratio, Z is the transistor length, PK is the transistor width, 7/F is the 
number of fingers per transistor, and is given by (98). 
0 = azConf + 2 - jpcCoMfGafe (98) 
The variables fzCowf and jpcCbm/Gafe refer to the size of a contact and the minimum spacing 
between a contact and a transistor's gate respectively. Their values are specified along with other 
process-specific constants in Table 39. Given knowledge of the desired aspect ratio, the appropriate 
number of fingers/FET can be determined by solving (97) for jVF. The result is given in (99). 
;VF' = e ^ ' 2 W D/U? ^ 1 + -
« 
/ 
The variable ZMR represents the desired aspect ratio, and a is given in (100). 
(99) 
The quantity 7VF' varies continuously with the other parameters. However, using the building-block 
approach requires that the layout consists of an even number of blocks. Since each block has two 
fingers per transistor, the number of fingers must be quantized to an integer multiple of 4. Therefore, 
the actual number of fingers per FET is computed by (101). 





TTze function nrnff) rounds its argument to the nearest integer. The function ensures that no 
layout has fewer than four fingers/FET. 




To avoid edge-effects, dummy transistors are usually placed on each end of the interdigitized 
common-centroid array. Therefore, the areas and perimeters of the sources are related to the drain 
areas and perimeters by (104) and (105) respectively. 
125 
4 = 2 - ^  
\ 
(104) 
^ = 2 -
/ 
•»^v. 
Equations (104) and (105) compute the area and perimeter of the joint source diffusion. Since there 
are two transistors, half of the area and perimeter is usually assigned to each of the transistors. An n-
well process is assumed; therefore PMOS transistors need to lie in a well. Assuming the array is 
padded with a dummy transistor on each end, the minimum width and height of the well that can 
accommodate the interdigitized array is given by (106) and (107) respectively. 
- 2 - [(Ay + iXZ, + /) )+ov/WCowf + apcWCoHf MW/]4- azCoMf (106) 
+ 2 - (apcA4cfAL4cf + jzCbmf + 2 - ovvdcfCoM/ + apcSPFCoMf (107) 
The constants and apc.WCof;fWW/ are the process-specific constants 
defined in Table 39 and 1 is the transistor length. The corresponding well perimeter and area is 
calculated by (108) and (109) respectively. 
jfL, = ^ ) (108) 
(109) 
The minimum transistor width that can be laid-out without design rule violations depends upon the 
number of fingers in the transistor. The relationship is given by: 
= Ay - acfMmWw/ (110) 
The value of the constant acfMnPFiic/ is the minimum width of poly. Its value is specified along with 
the other process-specific constants in Table 39. Constraints are added to the design specification file 








Fig. 48 Matched current sources (a) NMOS current source (b) NMOS building-block 
(c) PMOS current source (d) PMOS building-block 
Cwrremf 
If the tail node of a difïerential pair is connected to the appropriate power rail and the gate terminals 
are tied together, the difïerential pair degenerates into a set of matched current sources. Therefore, 
with only minor modifications, the same building blocks used for realizing interdigitized 
common-centroid differential pair layouts can be used to realize matched current sources. Fig. 48 
shows the schematic diagrams and basic-building blocks used to realize interdigitized 
common-centroid layouts of matched NMOS and PMOS current sources. 
The resultant structures have the same drain/source/well areas and perimeters as the difïerential pair 




Fingered layouts are more compact and can have smaller drain parasitics when compared to a 
conventional rectangular layout. Therefore, when possible, fingered layouts are preferred. Fig. 49 
shows examples of basic building-blocks that can be used to produce fingered layouts of NFETs and 
PFETs whose bulks are tied to their sources. 
(a) (b) 
(c) (d) 
Fig. 49 Fingered layout of single transistors with bulks tied to their sources (a) NMOS schematic 
(b) NMOS building-block (c) PMOS schematic (d) PMOS building-block 
A fingered layout based on one of the building blocks of Fig. 49 is constructed by connecting one or 
more of the building blocks side-by-side. No flipping or rotating is required. To illustrate, Fig. 50 





Fig. 50 Fingered NFET layouts (a) 4 fingers (b) 6 fingers 
The aspect ratio of the active area of a fingered layout constructed using one of the building blocks of 
Fig. 49 can be expressed as shown in (111). 
_NF-(L + p)+li 
(WINF) 
( H I )  
The quantity p is a constant given by (98), PK is the transistor width, 1 is the transistor length, and MF 
is the number of fingers in the FET. 
Given the desired aspect ratio, the appropriate number of fingers/FET is determined by solving (111) 
for WF. The result is given in (112). 
/ 
7Vf" = 2 a PT ZW# 
a 
-1 (112) 
The variable represents the desired aspect ratio, and a is given in (100). The quantity jVF' 
varies continuously with the other parameters. However, using the building-block approach requires 
that the layout consists of an integer number of blocks. Since each block has two fingers per 
transistor, the number of fingers must be quantized to an integer multiple of 2. Therefore, the actual 
number of fingers per FET is computed by (113). 
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f 
/VF = max 2 - rint 
\ \ ^ / 
(113) 
The areas and perimeters of the drains are given by (114) and (115) respectively. 
4 ,=^  CM) 
^ = f F  +  7 V F - j 9  ( 1 1 5 )  
To avoid edge-effects, dummy transistors are usually placed on each end of the array. Therefore, the 
areas and perimeters of the sources are related to the drain areas and perimeters by (116) and (117) 
respectively. 
A = ^7VF + 2 
7VF 
7VF + 2 
(116) 
p>~\-arr° (117) 
An n-well process is assumed; therefore PMOS transistors need to lie in a well. Assuming the array 
is padded with a dummy transistor on each end, the minimum width and height of the well that can 
accommodate the fingered layout is given by (118) and (119) respectively. 
^ + 2X1 + /3)+ p + 2 - (118) 
pp 
# + 2 - otvdcfCb/;/ 4- 2 - (119) 
The corresponding well perimeter and area is calculated by (120) and (121) respectively. 
-FL, = 2 ' 120) 
(121) 
The minimum transistor width that can be laid-out without design rule violations depends upon the 
number of fingers in the transistor. The relationship is given by: 
PKmia = 7VF - acfMimPPW (122) 
The value of the constant is the minimum width of an active region. Its value is specified 
along with the other process-specific constants in Table 39. Constraints are added to the design 
specification file to ensure that the minimum width requirements are met for each transistor. 
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In amplifier design, cascode transistors are commonly used. For differential amplifiers, pairs of 
cascode transistors need to match as accurately as possible. Therefore, interdigitized 
common-centroid layouts are commonly employed. Fig. 51 shows NMOS and PMOS matched 
common-gate pairs (cascodes) and examples of basic building-blocks that can be used to produce 
their interdigitized common-centroid layouts. 
(a) (b) 
(c) (d) 
Fig. 51 Matched common-gate pairs (a) NMOS schematic (b) NMOS building-block 
(c) PMOS schematic (d) PMOS building-block 
The procedures for constructing interdigitized common-centroid layouts using the building blocks of 
Fig. 51 are the same as those described for the differential pair in section 0. The width of the smallest 
rectangle that totally encloses the active region of an interdigitized common-centroid layout of a 
common-gate pair is of the form: 
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+ (123) 
where WF is a variable whose value specifies the number of fingers per transistor. K and K are 
constants expressed, in part, in terms of the design rule constants given in Table 39. K is given in 
(124) while K's value depends on the transistor type. If the transistors are n-type, expression (125) 
applies, otherwise for p-types, use (126). 
K = 2 (oivWCo/zf + + Z,) + (124) 
The quantity P is a constant given by (98) and L is the transistor length. 
Km*» (125) 
mw = 2 - ffe// 4- ape ( 126) 
The height of the minimum-sized rectangle that encloses the active region of an interdigitized 
common-centroid layout of a common-gate pair is: 
fF 
W (127) 
Given expressions (123) and (127), the aspect ratio of the enclosing rectangle is written as: 
2-W 
Given a desired aspect ratio (ZMR), (128) can be solved for the number of fingers per transistor. 
AT-
The variable ^ is the ratio given in (130). 
#F' = <Nl + Jl+^—^4 (129) 
K + xr 
(130) 
The quantity vVF' varies continuously with the other parameters. However, using the building-block 
approach requires that the layout consists of an even number of blocks. Since each block has two 
fingers per transistor, the number of fingers must be quantized to an integer multiple of 4. Therefore, 
the actual number of fingers per FET is computed by (101). 
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7VF = max 4 rint 
7%g function rmfO rounds its argument to the nearest integer. The function ensures that no 
layout has fewer than four fingers/FET. 
The areas and perimeters of the drains are given by (131) and (132) respectively. 
4=-^  (131)  
W + jVF (132) 
The areas and perimeters of the sources are given by (133) and (134) respectively. 
(133) 
^=2-{fF + WF-/) '}  (134)  
where the constant p' is given by: 
/T = apcConfGa/e 4- gzCowf + ovXc/Co»/ (135) 
Since an n-well process was assumed, the PMOS transistors lie in a well. In the configuration at 
hand, the well is tied to the source. Because the sources may be at different potentials, one 
contiguous well is not possible. Rather, the n-well must be divided into 7VF72 separate pieces. The 
variable K given in (124) is an expression for the width of each n-well piece. Since there are 7VF72 
different pieces, the equivalent total width of the n-well is: 
(136) 
The height of each n-well piece is given by Q. 
PF 
= —— 4- apcP/WAWcf 4- azCoMf + 2 - ovv4cfCo/zf 4- 2 - jpcSWCoMfPFe// (137) 
The corresponding well perimeter and area is calculated by (138) and (139) respectively. 
4-#,,*//) (138) 
Aw, = (139) 
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The minimum transistor width is given by: 
= Ay - (140) 
The value of the constant is the minimum width of an active region. Its value is specified 
in Table 39. Constraints are added to the design specification file to ensure that the minimum width 
requirements are met for each transistor. 
Negative Feedback 
Fig. 53 shows the block-diagram of an amplifier used in a standard feedback configuration. 
Assuming the loading effect of the feedback network is negligible, the closed-loop transfer function is 
given by (141). 
(141) 
Where is the open-loop transfer function of the amplifier block and P is the feedback ratio. 
Fig. 53 Standard feedback configuration 
The open-loop transfer function of can be decomposed into its numerator and denominator 
polynomials as: 
"•w-SS (142) 
Substituting (142) into (141) yields: 
A _ 
t  +  P (NJD A )  D ,+fSN,  (143) 
Equation (143) shows how the closed-loop response is computed using the open-loop response. Note 
that the numerators of the open- and closed-loop transfer functions arc identical. Thus, the locations 
of the zeros are unaffected by feedback. The denominators are, however, a different story. 
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A Standard Single-Stage Differential Amplifier 
In this section, the development of a DSE design specification file for the fully difïerential amplifier 
depicted in Fig. (54) is described. 
Fig. 54 Schematic diagram of a fully difïerential amplifier 
Degrees of Freedom 
The design task involves determining the physical dimensions of the devices that maximize a 
performance goal subject to a set of constraints. Although the physical dimensions of the devices 
must be determined at some point, it is not necessary to partition and explore the design-space in 
terms of those variables. It is often more convenient to use an alternate set of variables that result in 
simpler, more tractable expressions for the performance parameters [45]. For this reason, the excess 
biases of the devices were used as the degrees of freedom (DOFs) rather than the device widths. 
Table 40 lists the DOFs that were used for this design. 
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Table 40 Degrees of freedom used to characterize the standard fully-differential amplifier 
Kra/, Pac, Pfg.? Excess biases of devices M1-M3 (V) 
Z/, /-a A; Lengths of devices M1-M3 (m) 
P Total power consumption (W) 
Poo, Kss Supply voltages (V) 
Common-mode input voltage (V) 
CL Capacitive load (F) 
D/Œ7, D/LR2, Desired aspect ratios of devices M1-M3 
Feedback factor, for closed-loop configuration 
A Settling accuracy parameter 
Common-Mode Output Voltage 
The upper limit on the common-mode voltage is imposed by the condition that M2A and M2B remain 
in saturation. 
(144) 
Likewise, the minimum common-mode output voltage is determined by the point where MIA and 
M1B leave saturation. 
" ^cm (145) 
To ensure that only viable designs are considered, the following constraint was added the design 
specification Ale. 
The choice of common-mode output voltage affects the magnitude of the maximum undistorted 
difïerential output signal that the amplifier can produce. To ensure a large difïerential output signal 






Maximum Differential Output Swing 
When excited differentially, the large-signal voltages and deviate differentially &om the 
common-mode value. The maximum difïerential signal swing is defined as the largest signal that can 
be produced at the output for which all devices remain in saturation. The relationships are illustrated 
in Fig. 55. For a difïerential input of zero volts, the tail current splits evenly between the two 
branches and the both outputs rest at the common-mode output voltage. As the magnitude of the 
difïerential input voltage increases, more current is steered either to the left or to the right. As a 
result, v(%ox) or v(»og) increases while the other decreases. At some point, the magnitudes of the 
deviations become so large that one or more of the transistors leaves saturation. 
Fig. 55 Large-signal output node voltages as a function of the difïerential input voltage 
Requiring that M2A and M2B operate in saturation limits the maximum voltages at the output nodes. 
Therefore, the outputs must satisfy: 
Wry 
M2A Ohmic M2B Ohmic 
M1A Ohmic M1B Ohmic 
(148) 
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Fig. 56 Approximating the point where MIA leaves saturation 
The points where MIA and M1B leave saturation correspond to the minimum nodal output voltage. 
Using the large-signal expressions and solving for the exact points where MIA and M1B leave 
saturation yields analytical expressions that are very complicated. Although coding complex 
analytical expressions is possible in Design Space Explorer, in this case it is not necessary. Knowing 
the exacf value of the minimum nodal output voltage is not required. Errors as large as a few percent 
of the total output voltage swing are acceptable. For this a reason, a first-order approximation of the 
output  vol tage  i s  employed.  Fig .  56  i l lus t ra tes  the  technique used to  es t imate  the  point  where  MIA 
leaves saturation. 
MIA operates  in  sa tura t ion when:  
H 049) 
For differential excitation, is given by P/cM + Therefore, (149) can be written: 
V("J^y,a„+Y- r "  (150)  
The right-hand side of (150) is the equation of the positive-sloped line drawn in Fig. 56. The point 
where the line intersects the curve corresponds to the minimum output voltage for difïerential 
excitation. This is the quantity that we would like to determine. However, since it is not necessary to 
know the exact value of the minimum output voltage and solving for the exact point requires a lot of 
work, the nearby point ( , i/, ) is used instead. 
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The approximation involves finding the point where the right-hand side of (150) intersects with a 
linear approximation of Ff/W denoted as F ). Mathematically, the approximation is given by: 
(151) 
where is a negative quantity known as the open-loop DC gain. Solving for the output voltage at 
the point of intersection. 
/ _ ^OCAf "I" Mo/1 ' ^T1 ) 
i+K/l  
^ = (152) 
From (148), the maximum positive deviation from the quiescent point is: 
Ay = K _ K - y 
^ DO ^ OCAf (153) 
Similarly fmm (152), the maximum negative deviation is: 
' 14 AK = 
i+K/l  
(154) 
Since differential swings at the output should be symmetric about the common-mode output voltage, 
the peak-peak magnitude of the largest symmetric signal that can be accommodated on either or 
without clipping is given by: 
A^=2mm(A^,AKj (155) 
Equation (155) corresponds to the maximum single-ended swing at or »<,#. The maximum 
peak-peak differentia] swing is twice as large. 
= 4 m m  F  - F  - K  |4 
1  +  A ,  
(156) 
Notice that the common-mode output voltage affects the magnitude of the maximum undistorted 
differential output signal that the amplifier can produce. To maximize the signal swing, the common 
mode output voltage should be chosen to ensure that the maximum positive and negative deviations 
are equal in magnitude. Thus, the optimal common-mode output voltage is given by: 
"I" Mo/|(^OD ) 




Substituting from (144) and (145), 
l^OCM(max) I f WK-ivi uitax; s Vl i \ i/L(U t ujua/ qcm(min) / z 1 c 
-  1 + 2 . |4 , |  
Observe that, as the amplifier gain approaches infinity, the optimal value of the common-mode 
voltage approaches the middle of the common-mode range given in (146). For low-gain amplifiers, 
however, the common-mode output needs to be set a little higher. 
Operating Point 
The operating point is the set of node voltages and branch currents that occur in the amplifier under 
quiescent input conditions. For fully differential amplifiers, such as the one under consideration, a 
quiescent input refers to the fact the differential input voltage is zero (ViA=ViB=V,cw). Since the 
circuit is symmetric, if both halves of the circuit match exactly, then the differential output voltage 
will be zero as well (VoA=VoB=Vocw). 
The tail current is computed by: 
] ™ = r  P - v  <159) 
Assuming the differential input voltage is zero and the circuit is perfectly symmetric, the tail current 
splits evenly between the two branches. 
" AsD2 - (160) 
From (56): 
^ ,=^1-^- ,  (161)  
Since the gate voltage is equal to the common-mode input voltage and the source is connected to the 
tail node, (161) can be rewritten as: 
^ (162) 
Tables 57 and 42 summarize the DC operating point currents and voltages respectively. 
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Table 41 Operating point currents 
j M3 drain to source current 
(Tail Current) 
/ A 
^ SD2 i 
2 
Ml drain to source and M2 
source to drain currents 
Table 42 Operating point voltages 
y Output 
v, y 
' /CM Input 
_ y _ 1/ 
^ /CM ^ EB1 ^ n Tail 
^DCI Kocv Bias 
^DC2 ^DC2 Koc? Bias 
Other quantities related to the operating point are sometimes of interest to the user. Therefore, the 
variables shown in Table 43 have been defined in the design specification file. Using these quantities 
to calculate other parameters and in constraints can reduce the computational complexity of the model 
(see 0). 
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Table 43 Other operating point parameters that are defined 
Quantity Value Description 
y Ml gate-source voltage 
^EB2 ^T2 M2 source-gate voltage 
y 
^G53 ^E93 + ^7-3 M3 gate-source voltage 
Ml drain-source voltage 
1/ 
^ an 
M2 source-drain voltage 
^D^3 M3 drain-source voltage 
Device Widths 
In order to physically design or even simulate the fully differential amplifier, the geometrical 
parameters of the devices need to be determined. However, the device widths are not present in the 
list of DOFs. Expressions that relate the DOFs to the device widths can be found by solving 
equations (54) and (55) for 
The resultant expressions for device widths are given in (163) through (165). 
w
'
=jyùh^ ) <163) 
W'~ WlfîXvn) <164) 
W,= Isil (165) 
Small-Signal Model 
Fig. 57 shows the complete small-signal model of the fully-differential amplifier shown in Fig. 54. 
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Fig. 57 Small signal model of the fully-differential amplifier 
Since the amplifier is symmetric, its response will also be symmetric. Therefore, using the procedure 
described in 0, the total small-signal response can be determined if you know the differential and 
common-mode responses. For differential excitation, the tail node acts as a virtual ground and the 
small-signal model of Fig. 57 simplifies to the model shown in Fig. 58. The output conductance, 
and total output node capacitance, c,, are given by (166) and (167) respectively. 
id <Sdd 
Fig. 58 Simplified small signal model for differential excitation 
(166) 
c, = + c<A,3 + c, (167) 
Analyzing the circuit in Fig. 58 reveals that the differential transfer function is: 
HA>)= (168,  
When using a fully differential amplifier, differential signaling is normally employed. The signal to 
be amplified is encoded as the difference between two signals whose common-mode value is held 
constant. For this reason, a designer is primarily interested in the differential-mode transfer function 
and the common-mode transfer function is not of interest. In fact, a special circuit called a 
common-mode feedback circuit is usually included to stabilize the common-mode value of the output 
signals. 
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The small-signal output conductances are determined using (63) and (64). 
A/ 
^77 ^ D^l 
MTs smal l -s ignal  t ransconductancc  i s  computed us ing (61) .  
S.^—- ("O 
In order to accurately estimate the drain-well and drain-source capacitances, knowledge of the layout 
style is required. Since the transistor layouts are not available, some were assumed. An effort was 
made to choose appropriate layout styles. However, if they are not suitable for a specific application 
the diffusion area and perimeter calculations will need to be modified. MIA and M1B are assumed to 
be laid-out using an interdigitized common-centroid layout like the one described in 0. Similarly, 
M2A and M2B are assumed to be laid-out using an interdigitized common-centroid layout like the 
one described in 0. Finally, M3 is laid-out using the Angered layout described in 0. Tables 44 and 45 
show the calculations used to compute the diffusion perimeters and areas. Table 46 shows the 
calculations used to determine the number of fingers in the transistor layouts that most closely 
achieve the desired aspect ratios. 
Table 44 Diffusion perimeter calculations 
Name Diffusion Perimeter 
D1A,D1B + 7VF, 
SI 
7VF, 
D2A, D2B fF,+JVF2-# 
D3 fK, + /VF, - ^ 
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Table 45 Diffusion area calculations 
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Table 46 Calculations to determine the number of fingers/transistor 
Name Calculation 
jzCo/zf + 2 - jpcCon/Gafg 
4(4+#) '  
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The procedure used to estimate the parasitic capacitances of a FET operating in saturation is 
described in section 0. Table 47 details the equations used to compute the sizes of the relevant 
parasitic elements. The parasitic elements that have fixed DC potentials across them have been 
omitted. They are shorted in the small-signal model and therefore can be neglected. 
Table 47 Parasitic capacitance calculations 
Name Capacitance Calculation 
MJP 1 
c P 
\ i + v -~ v A 
< y 
Af/MKP 
1+^"  ^  
M/7V ' 
L k - - k «Î  
^A3 
r" w r p 




, .  '  - - f »  T "  
tm J 
1 , ^ 
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Open-Loop Response 
The small-signal model of the differential amplifier shown in Fig. 58 has an open-loop transfer 
function given by (168). It is rewritten here in a slightly different form. 
1 - -^  
(172) 
The quantities and Z represent the open-loop DC gain, open-loop pole location, and zero 
location. The expressions used to compute these quantities are given in (173), (174), and (175). 
A,  =-— (173)  
Z=^-  (175)  
The values of the variables and c, that appear in (173)-(175) are given in (166) and (167). 
Typically, c, » . Therefore, the zero normally lies at frequencies that are well beyond the 
unity-gain frequency of the amplifier. As a result, the zero has a negligible effect over the frequency 
band of interest and is normally neglected without a significant loss of accuracy. Another parameter 
that is frequently of interest to designers is the unity-gain frequency. An expression for the unity gain 
frequency is given in (176). 
.v. _ ^ <^<4/ ) <§ml 
c.ic.+2-c. ' ( ' 
Since designers are accustomed to using Bode plots, plot elements were added to the design 
specification file to produce them. 
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Closed-Loop Response 
The closed-loop response is computed from the open-loop response via (143) 
/ 
1 - -
«, < W=-r s —V <177) 
5" 
1-
The quantities /dc, fc/ and Z represent the closed-loop DC gain, closed-loop pole location, and zero 
location. The expressions used to compute these quantities are given in (178), (179), and (180). 
P
" 
= Z(7P- }l+ii'"pti\~P"r{l + A"r l i )  i m )  (z  +A,  P  
Z=^-  (180)  
Note that the closed-loop transfer function has the same functional form as the open-loop transfer 
function. However, depending on the value of |S, their pole locations and DC gains may differ. The 
location of the zero is unaffected by feedback. As the case was for the open-loop response, if the zero 
lies at frequencies well beyond the unity-gain frequency of the amplifier, the zero can be neglected 
without incurring a significant loss of accuracy. 
Slew Rate 
The maximum rate at which the output voltage can change is determined by the amount of current 
available to charge/discharge the capacitive loads. To illustrate, consider the quiescent amplifier 
shown in Fig. 59(a). Assuming perfect matching, the tail current splits evenly between the left and 
right circuit halves so that the quiescent current through MIA, M1B, M2A, and M2B are all equal to 
lTAll/2. 
Suppose that a large, instantaneous step-change is applied to the inputs of the amplifier. The values 
of the currents at the instant immediately following the input change are labeled on the diagram 
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shown in Fig. 59(b). It was assumed that the input step was of sufficient magnitude to steer virtually 
all the tail current to the left. Therefore, at the instant after the input step, Cn is being discharged and 
Cu3 is being charged by currents equal to lTAn/2. Since all of the current is being steered either to the 
right or to the left, these chargc/discharge rates represent the maximum rate of output change possible 
for the architecture. 
jwu "or; | 
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Fig. 59 Branch currents (a) under quiescent conditions (b) immediately after a large input 
step-change 
The current-voltage relationship at the terminals of a capacitor is given by: 
/ = c (181) 
The total capacitance on each of the output nodes evaluated at the operating point is given by: 
C, = + c, (182) 






Since the differential output voltage, is the difference in voltage between and the 
maximum rate of change in is given by: 
- =,r - ir (IS5; 
Substituting (183) and (184) into (185) results in the absolute maximum rate of change in the 





The step-response settling time is a measure of how fast an amplifier responds to step changes at its 
inputs. Specifically, the term refers to the minimum amount of time that must elapse after a step is 
applied until it can be guaranteed that the present and all future values of the output will lie within a 
certain tolerance of a specific target output value. The process is illustrated in Fig. 60. Settling-time 




Fig. 60 Step response settling time block diagram 
Depending upon the application, settling time is usually defined in one of two ways. Fig. 61 
illustrates the two methods. All points in the shaded regions correspond to signal values that are close 
enough to the specified value to be considered These regions are referred to as seff/zng 
ivifWowj. In this case, the width of the settling window (the settling accuracy) is parameterized by the 
variable A. Smaller values of h correspond to greater settling accuracies. For example, for 1% 
settling accuracy, A would be 0.01. 
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Fig. 61 Two commonly used definitions of settling time (a) relative to the asymptotic steady-state 
value, (b) relative to the desired value of 1/p 
In Fig. 61(a), the center of settling region is defined relative to the asymptotic steady-state value of 
the waveform. This definition of settling time is often preferred in mechanics and other control 
systems. It might, for example, refer to the amount of time it takes for an object's physical vibrations 
to diminish to a certain level after it has been jarred. Alternatively, as shown in Fig. 61(b), the 
settling window can be defined relative to a specific value (in this case, 1/p). Data converter 
designers sometimes prefer this definition because their application may require a gain of exactly 2, 
for example. 
Assuming the closed-loop system of (177) is initially at rest, the transient response to an ideal step 
applied at can be written as shown in (187). 
The variable ^ represents the signed magnitude of the input step and is the value of the 
differential output voltage at time zero approached from the left. The response of (187) is sketched in 
Fig. 62. Due to the instantaneous step-change in the input at and the frequency-independent 
response of the capacitive divider formed by and c, in the small-signal model, except in trivial 
cases, is discontinuous at f=0. In most instances, though, the magnitude of the discontinuity is 
modest and is safely neglected. 
(187) 
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Fig. 62 Linear step-response of a differential amplifier 
The required rate of output change that the circuit must be able to provide can be determined by 
differentiating (187). 
^ =-4, ^ iV [1-y } (188) 
For stable systems, is in the left half-plane. As a result, ^-decays with time. Therefore, the 
absolute maximum rate of change occurs at Define (p as the magnitude of (188) evaluated at 
mO. 
9 = M km f-»o4 I z, (189) 
If cp exceeds the slew-rate capability of the amplifier (SR), the amp will initially slew toward its final 
value. Thus, the magnitude of the largest input step that can be processed without slewing is given 
by: 
A/ ' I ^ Z 
(190) 
For step-changes larger in magnitude than the amplifier will initially slew toward its final output 
at a constant rate. As the output approaches the final value, the rate of output change required by the 
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linear model diminishes. Slewing continues until the rate of output change required by the linear 
model and the slew-rate capabihty of the amplifier are equal. Denote this point in time as T],/. From 
time T,/ on, the amplifier settles linearly. As illustrated in Fig. 63, neglecting slew-rate effects might 
result in significant under-estimation of the actual settling time (Error = - T,). 
Linear 
Actual 
Slew Linear Settling 
v. 
Fig. 63 Diagram illustrating how slew-rate limiting can grossly affect the settling time 
Assume we have a stable system excited by a step-input that is larger in magnitude than During 
the interval 0 < f < T,,, the output slews toward its final value at a constant rate according to the 
relationship given in (191). 
(191) 
In (191), ,) refers to the output voltage immediately after the input transition. This formalism is 
necessary to account for the discontinuity that can appear in the output voltage due to an 
instantaneous change in the input voltage. The value of ) is determined by evaluating (187) at 
and is given in (192). 
+ (192) 
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As the output approaches the final value, the rate of output change required to support linear settling 
diminishes. At time 7^,, the system resumes linear operation. The subsequent linear response can be 
expressed as: 
^  ( 4 = H  -  K ,  H  -  ^  K  ) ]  '  f  >  (193) 
The coefficient of the exponential term is the magnitude of the transient component at time 
(<%>) represents the asymptotic steady-state value of the output while (T,, ) is the value of the 
output when the circuit stops slewing. An expression Bar (°°) is obtained by evaluating the limit 
of (187) as f approaches infinity. 
(°°) = (0-)+^, - ^ ( 194) 
(T^ ) is determined by substituting (192) into (191) and evaluating at time 
"„,(r„) = v„>-)+• f  -1| •• SR-T„ (195) 
Substituting (194) and (195) into (193) and simplifying yields (196) which is only valid for f > 7^,. 
1 ^ 
Z + j^-^-T., 
(196) 
Slewing ceases and linear settling resumes as soon as the amplifier is able to support the slew 
requirements of the linear model. Differentiating (196) with respect to / yields the rate of output 
change that the amplifier must be able to support. 
= AX 1 
z 
(197) 
For stable systems, is in the left half-plane. Therefore, (197) decays with time and the absolute 










+ ™-r, Uir-S/i 
U j les 
Solving (199) for 7», and designating the result as T',/ yields (200). 
(199) 
T', = 
z ; ) f M ^ I W 1 
J y 
(200) 
given in (190), is the magnitude of the largest input step that can be applied to the system that 
does not result in slewing. Thus, the rightmost parenthetical term is always greater than zero for 
systems that slew and always less than zero for those that do not slew. For stable closed-loop systems, 
the leftmost parenthetical term is always greater than zero. Therefore, if T',/ is positive, the system 
slews for 7",, seconds. If T',, is negative, no slewing occurs. 
Since no slewing occurs in cases where 7",/ is negative and negative slew-time is not sensible, a 
unit-step function is used to eliminate the negative values. The final expression for the worst-case 
slew time is given in (204). 
r„=r;,-»(r,) eon 
In terms of settling, full-scale output transitions are the most challenging. The maximum peak-peak 
output swing is given by defined in (156). Since the closed-loop gain is the magnitude of 
the input step corresponding to a full-scale output swing is given by: 
G ^  ' 
V. od(max) (202) 
Therefore, the worst-case slew time is computed by substituting (202) into (200). 
V od(max) T : 
" s i _ wc 
Substituting (203) into (201) yields the final expression for the worst-case slew time. 
w r  — w e )  
(203) 
(204) 
Equation (204) is an expression for the total amount of time spent slewing after a step-change in the 
input. To determine the total time required for settling, the time required to settle from the post-slew 
value to within a certain tolerance of the desired value must be computed. 
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The settling time differs based upon which definition of settling time is employed. The first method 
which is depicted in Fig. 61(a) will be referred to as method A It defines the settling band relative to 
the asymptotic steady-state value of the output waveform. Since the response does not ring or 
overshoot, the settling time, T^ is the point in time where the output voltage given by (196), 
intersects the inner edge of the settling band. Mathematically this is written as: 
^(o-)+4, -f- L / W ^  = ^(o-)+4,'('(i-A) (205) 
Solving (205) for T„: 
El 
/ 1 ^ 
r = 
4 r i - + -
M T., 
4 
+ 71, (206) 









+ T, (207) 
The second definition of settling time defines settling relative to the desired gain of 1/p. This method 
is graphically depicted in Fig. 61(b) and will be referred to as method B. The settling time, 7^, is the 
point in time where the output voltage intersects the inner edge of the settling band. For settling to 
take place, the IX] gain of the amplifier must be large enough to ensure that the output waveform 
settles to a value that lies inside of the settling window. Therefore, for finite settling times, the 
following inequality must be satisfied: 
(l-A)</(„ P<0 + A) (208) 
Settling occurs when the output given by (196) crosses the inner edge of the settling window. 
) + 4  - i 4  <i-%-
z 
+ T—r ' - 7% 
El 
, (C -W = (o- ) + i-. (1 _ /,) (209) 
Solving (209) for 7^, and designating the result as T',»: 
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Equation (210) can be rewritten as: 






- i x  
V V 
In ArP-h A, rp-()-h) (211) 
Substituting from (206) yields: 
Td, - + In , p«, 
ArP-lt  A, rp-(]-h) (212) 
According to (208), for systems with enough DC gain to ensure settling within the desired settling 
window, the denominator of (212) is always positive. One could add a constraint to the design 
specification file to ensure that designs that don't satisfy > (l - A) get tagged as unviable. 
However, not all applications define settling relative to 1/p. In some cases, designs that define 
settling relative to the asymptotic steady state value would be tagged as unviable even though they are 
viable. Therefore, rather than using a constraint, a filtering system based on the unit-step function has 
been employed. 
= (- iM- 4-/Mi-A))+(rJ- /Mi - &)) (213) 
Equation (213) filters (212). For cases where the DC gain is inadequate to settle to a value that lies 
within the desired settling window, the output is assigned the value of -1. For cases with adequate 
gain, the value of the function is identical that of (212). 
Transient response 
A full-scale output transition is worst-case in terms of slewing and settling. The mathematical 
expressions for the worst-case transient behavior were derived in section 0. The relevant equations 
are repeated in (214). 
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^ W- k,M-
f  < 0  
o < / < ^  (214) 
Spice Netlist 
A parameterized netlist has been prepared to make it easy to verify a design using WinSpice. A DSE 
/i/fer element in the design specification file add a "Misc." menu that allows the user to trigger the 
creation of a customized netlist. AAer the netlist is created, the user should save the custom file and 
source it in WinSpice to simulate the performance of the amplifier. 
A nested sweep automatically adjusts For: to the value required to make the quiescent common-mode 
output voltage equal to the desired value. A small signal AC analysis is performed at the Q-point. 
The large signal quasi-static transfer characteristic is computed. Plots of the small-signal gain as a 
function of signal swing are produced and the full-scale transient step-response is simulated and 
plotted. The netlists are provided as a starting point for simulation. Feel free to modify the netlists 
according to your individual needs. 
In this section, the development of a design specification file for the fully-differential telescopic 
cascode amplifier shown in Fig. 64 is described. This architecture has been very popular and widely 
used over the years. Its primary drawback limiting its use today is its limited output swing capabihty. 
The large number of devices stacked between the supply rails limits the available room for signal 
swing. 
The Telescopic Cascode Amplifier 
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Fig. 64 Schcmatic diagram of the telescopic cascode amplifier 
Degrees of Freedom 
The degrees of freedom used for the telescopic cascode amplifier are listed in Table 48. For the same 
reasons described in 0, transistor excess biases are used as the degrees of freedom instead of the 
device widths. 
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Table 48 Degrees of freedom used to characterize the telescopic cascode amplifier 
VgBl, ^EB2, VsB3, VgB4, Excess biases of devices M1-M5 (V) 
L], L?, L], L4, L; Lengths of devices M1-M5 (m) 
p Total power consumption (W) 
Vno, Vgg Supply voltages (V) 
VlCM Common-mode input voltage (V) 
CL Capacitive load (F) 
DAR1, DAR2, DAR3, 
DAR4, DAR5 
Desired aspect ratios of devices M1-M5 
BETA Feedback factor, for closed-loop configuration 
h Settling accuracy parameter 
Common-Mode Output Voltage 
The common-mode range is the range of possible quiescent common-mode output voltages for which 
all devices operate in saturation. The upper limit on the common-mode output voltage is imposed by 
M4A and M4B. The maximum common-mode output voltage for which they operate in saturation is 
given by: 
^ |^T4| (215) 
Likewise, the lower limit is imposed by M5A and M5B. To operate in saturation, the common-mode 
output voltage must not drop below a certain level. 
^OCM(min) " ^ (216) 
To ensure only viable designs are considered, the following constraint was added to the design 
specification file. 
— ^OCAf(max) (217) 
The choice of common-mode output voltage affects the magnitude of the maximum undistorted 
differential output signal that the amplifier can produce. Since signal swing is often the factor 
160 
limiting the viability of these architectures, the common-mode voltage will be chosen to maximize the 
differential output signal swing. 
Maximum Differential Output Swing 
The maximum positive voltage excursion on either of the output nodes from the common-mode 
voltage is given by: 
= Kgo, + - Pocw (218) 
Likewise the magnitude of the largest negative voltage excursion on either of the output nodes from 
the common-mode value is: 
= Poow - + *4; (219) 
Therefore, the peak-peak magnitude of the largest symmetric signal that can be accommodated on 
either of the output nodes without any devices leaving saturation is: 
APo =2 min(AP%,AK^) (220) 
This corresponds to the maximum single-ended swing at or The maximum peak-peak 
differential swing is twice as large. 
(221) 
To maximize the output swing, the magnitudes of the peak positive and negative excursions should be 
balanced. Equating (218) to (219) and solving for the common-mode output voltage that will 
maximize the output swing results in: 
T/ _ (X/)C5 + (^OC4 ^T4 ) fn?"» 
Substituting from (215) and (216) 
y _i_pf T/ OC'Af(min) OCM(max) 
^  OCM ~~  %  ' 1  ( 223 )  
Thus, neglecting transistor body-effect, setting the common-mode voltage exactly in the middle of its 
acceptable range maximizes the differential signal swing. 
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Operating Point 
The fai/ cwrre/zf is determined by the total power. 
7»»=V <224) 
Assuming the differential input voltage is zero and the circuit is perfectly symmetric, the tail current 
splits evenly between the two branches. 
h 
2 ^asi " TsDz — Ao4 — ^ ^ (225) 
Equations (56) and (57) relate the transistor excess biases to their gate-source voltages. 
tes, =^8, +Pn (226) 
^JG2 =^EB2 -^-2 (227) 
^GJ3 = ^33 + ^T3 (228) 
^gG4 " ^E«4 """ ^T4 (229) 
^5 = (230) 
The DC bias voltages applied to nodes Mac: and nocj are: 
^DC2 ^ ^DO " ^JG2 (2^ 1 ) 
^3=^+^3 (232) 
The cascode transistors M4A and M4B buffer nodes Mjg and Mjk &om the output nodes. As a result, 
the signal variations at /%,, and are about gdVgm4 times the size of the output variations. The DC 
voltage at and should be set low enough to ensure M2A and M2B remain in saturation for 
full-scale output variations. Additional margin should also be added to account for the variations in 
foe due to the common-mode feedback circuit compensating for process and environmental 
variations. Based on these factors, one might be tempted set the quiescent voltage low and not worry 
about it. This, however, is not a good idea because the size of the maximum signal swing is reduced 
in direct proportion to the amount that K? is lowered. 
Since M2 and M4 must remain in saturation, the maximum voltage that either output, or could 
possibly achieve (rowg/z/%) is - Kga: - Pgzw. Likewise, the minimum output voltage either output 
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could achieve and still ensure Ml, M3, and M5 remain in saturation is F&s + Fgg, + Fm, + Kg#. 
Therefore, a crude upper bound on the maximum output node swing is: 
^ -  ( ^ g ,  +  +  ^ g g 4  +  ^ g g 5 )  ( 2 3 3 )  
Since the ratio of gnVgd4 is typically 10 or more, the peak-peak swing at or is expected to be no 
larger than: 
Kss ) — (^Egl ^gg2 + ^Eg3 + + ^Eg5 ) (234) 
' 10 
F? is chosen to be: 
VMVm-Vm)-^'X~VS (235) 
The parenthesized term corresponds to the maximum voltage at and that still allows M2A and 
M2B to operate in saturation. The next term adds enough margin to ensure that the devices remain 
saturated in the presence of signal swings. The final term compensates for the expected process and 
environment variability all lumped together in one constant. The value of Kg is not usually available 
but it could be estimated if good statistical process models were available. For this work, since the 
process data is not available, a constant value of lOOmV is used instead. 
Now that F? is known, Foe can be determined. 
^ac4=^-^G4 (236) 
Given the common-mode input voltage, Frow, the tail voltage can be expressed as: 
" ^GSl (237) 
A similar procedure to the one used to determine the value of F? is employed to determine the 
quiescent voltage at nodes and 
^ + (238) 
Once F/ is known, Focj can be determined. 
^DC5=^i+^5 (239) 
To ensure all devices are biased in saturation, the following operating point constraints were added to 
the design specification file. 
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r > F 
' Em (240) 
r >1/ 
^ SD2 — ^ E&2 (241) 
^ DS3 — ^ gB3 (242) 
K > y 
' ^ f34 (243) 
F > F (244) 
Device Widths 
The device widths are determined by solving the large signal equations of (54) and (55) for PF. 
W, =  „  —;  (245 )  
A7b ,0 + Vm,) 
I SDIL^ ^
 (246) 
ws =  „JTL«\, ,  (247 )  
A7a,(l + ^ 7«,) 
». = Isiéîl (248) P/L( i+a,7sm) 
Small-Signal Model 
Fig. 65 shows the small-signal model of the fully-differential telescopic cascode amplifier shown in 
Fig. 64. To simplify the model, the parallel capacitances are lumped together as described in 
equations (250) through (253). 
Co = Cjr + + Cfd; (250) 
(251) 
^2 ' ^,,'64 Cg.«4 (252) 
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^3 C.y/,3 "I" ^ (253) 
+  C .  
Fig. 65 Small-signal model of the fully-differential telescopic cascode amplifier 
For differential excitation, the tail node acts as a virtual ground and the small-signal model of Fig. 65 
reduces to the one shown in Fig. 66. 
T 





Fig. 66 Simplification of small-signal model assuming differential excitation 
The circuit of Fig. 66 is small enough that its analytical response can be determined without the 
assistance of a computer. However, the task is arduous and susceptible to errors. Upon completion, 
the resultant expressions are too complicated to be tractable. Because the expressions are so 
complicated, factorizations are unlikely to be obtained by hand without making simplifying 
assumptions (which sacrifice accuracy). For these reasons, hand calculations were avoided, and the 
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exact analytical response was computed using the computer arithmetic software package Maple\ 
Table 49 contains the Maple script used to determine the differential transfer function. When the 
script is executed, Maple computes the transfer function and generates the optimized Fortran code 
required to implement it. Table 50 contains a listing of the resultant Fortran code generated by 
Maple. These expressions are easily adapted for use with Design Space Explorer using a text editor. 
Table 49 Maple script used to generate the code to compute the differential response 
_ 
# Maple script to determine the differential response of a telescopic 
# cascode amplifier. 
# 
eql := gml*vid + vl*(s*cl+gdl) + (vl-vid)*s*cgdl + gm5*vl + (vl-vod)*gd5; 
eq2 := gm4*v2 + (v2-vod)*(gd4+s*cdw4) + v2*(s*c2+gd2); 
eq3 := (vod-v2)*(s*cdw4+gd4) - gm4*v2 - gm5*vl + (vod-vl)*gd5 + vod*s*c0; 
vl := solve(eql,vl); 




aOt := subs(s=0,n); 
alt := coeff(n,s"l); 
a2t := coeff(n,s^2); 
bOt := subs(s=0,d); 
bit := coeff(d,s^l ); 
b2t := coeff(d,s^2); 
b3t := coeff(d,s"3); 
# coefficients of the open-loop transfer function 
fortran([a0=a0t,allait,a2=a2t,b0=b0t,bl=blt,b2=b2t,b3=b3t],optimized); 
- Maple is a trademark of Waterloo Maple Inc. 
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Table 50 Fortran code that computes the coefficients of the differential transfer function 
tl = gd5-i-gm5 
aO = -gml*tl*(gm4+gd4+gd2) 
al = -(gml*cdw4+gml*c2-cgdl*gm4-gd4*cgdl-cgdl*gd2)*tl 
a2 = cgdl*tl*(cdw4+c2) 
t!4 = gd5*gdl 
t!6 = gd2*gd4 
t21 = gd4*gd5 
bO = tl4*gd2+tl6*gdl+tl6*gd5+tl4*gm4+tl6*gm5+t21*gdl 
t23 = c2*gd4 
t25 = c0*gm5 
t27 = gd5*cl 
t2 9 = gd2*cdw4 
t31 = gd5*cgdl 
t41 = c0*gd4 
t43 = t23*gd5+t25*gm4+t27*gm4+t29*gdl+t31*gm4+t2 9*gd5+t31*gd2+tl6* 
#cgdl+c0*gm4*gd5+c0*gd2*gd5+t25*gd2+t41*gdl 
t45 = gd5*cdw4 
t49 = cO*gdl 
t59 = t23*gdl+t45*gdl+t27*gd2+tl6*cl+t49*gd2+tl4*c2+t41*gd5+t2 9*gm 
#5+t41*gm5+t4 9*gm4+t21*cgdl+t21*cl+t23*gm5 
bl = t43+t59 
t60 = cO*cl 
t65 = c0*cdw4 
t€7 = c2*cdw4 
t72 = cO*cgdl 
t75 = t60*gd2+t45*cgdl+t29*cgdl+t23*cl+t65*gdl+t67*gd5+t4 9*c2+t2 9* 
#cl+t41*cgdl+t72*gd2+t67*gm5 
t85 = c0*c2 
t89 = t65*gd5+t72*gm4+t23*cgdl+t31*c2+t60*gm4+t25*c2+t27*c2+t45*cl 
#+t67*gdH-t85*gd5+t41*cl+t65*gm5 
b2 = t75+t89 
b3 ' (t€5+t85+t67)*(cgdl+cl) 
The resultant open-loop differential transfer function is of the form: 
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where the numerator and denominator coefficients are computed using the code in Table 50. As 
discussed in 0, the common-mode transfer function is usually not of interest when fully-differential 
signaling is employed. The small-signal transconductances were computed using (61) and (62) while 
the output conductances were determined using (63) and (64). 
To compute the frequency response, the capacitive parasitics must be determined. In order to 
accurately estimate the parasitics, knowledge of the specific layout is required. Since the transistor 
layouts are typically not available at the design space exploration phase, specific layout styles were 
assumed for the transistors. An effort was made to choose appropriate layout styles. However, if 
they are not suitable for a specific application the diffusion area and perimeter calculations will need 
to be modified. 
MIA and M1B are assumed to be laid-out using the scheme of 0. M2A and M2B using the technique 
of 0. M3 is laid-out using the technique described in 0 and M4A, M4B, M5A, and M5B are laid out 
using the technique of 0. Tables 51 and 52 show the calculations used to compute the diffusion 
perimeters and areas. Table 53 shows the calculations used to determine the number of fingers in the 
transistor layouts that most closely achieve the desired aspect ratios. 
Table 51 Diffusion perimeter calculations for the telescopic cascode amplifier 
Name Diffusion Perimeter 






\ ' / 
Pô, D2A, D2B 
D3 
D4A, D4B 
S4A, S4B 2 (^ + A^ 
D5A, D5B 
S5A, S5B 
Table 52 Difïusion area calculations for the telescopic cascode amplifier 
Name Difïusion Area 
D1A, DIB 
w r p 
2 
SI 
\ ' / 
D2A, D2B 
2 







S5A, S5B ^ j8' 
Table 53 Calculations to determine the number of Angers/transistor 
Name Calculation 
P azCoMf  4 -  2  -  jpcConfGafg 
4 (1 ,  +p)' "~ t W l  
6  k +  k-  ; c { ' - 5 }  
K,  2  -  ( oVy j c fCom/  +  +  1 ,  )  +  ,  Z G  {4 ,5 }  






a ,  
V J  ^  A > , 4  J 
max 4 - rint «2  
L  2 ,  1 - I  =—-—- -1 
V / )  A H 
7VF3 max 
( 
2  - rint 
X 
2 . a , . f  (v «î-P A ,2 
max^4 - rint 










The procedure used to estimate the parasitic capacitances of a FET operating in saturation is 
described in section 0. Table 54 details the equations used to compute the sizes of the relevant 
parasitic elements. The parasitic elements that have fixed DC potentials across them have been 
omitted. They are shorted in the small-signal model and therefore can be neglected. 
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Table 54 Parasitic capacitance calculations for telescopic cascode amplifier 
Name Capacitance Calculation 
C»JVtLD, *e {1,3,5} 
C„pWtLD, *€{2,4} 
t e #  
r 
r x r p 
^JP^D4 , D4 
^V^Z)3 , ^JJ*W^D3 
(i+W^H (1+^3/^)"™' 
, ^JSI*W^D5 
(1+K-W/^H ' (1+K-W/^)^'  
(1 +  ^ 3/^r '0+^3/^r 
Q/,5 
r /# r p 
^/,V^S5 , &5 
(1+(y,  -  v a  ),>,„ f * ' (1+(v, - ?„ )/<pm )*""'" 
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Open-Loop Response 
The open-loop differential transfer Amotion of (254) can be factorized into the form of (255) using the 
function. 
H . - ~  :L \ ,. '• , , (255) 
The locations of the poles and zeros are determined via (256) and (257) respectively. 
,^,3}= ,6,^2,63) (256) 
{Z,, (<3q, a,, ^  ) (257) 
The DC gain is computed by substituting in (254). 
4) 
Closed-Loop Response 
If the telescopic cascode amplifier of Fig. 64 is used as the amplifier in a feedback configuration, then 
the closed-loop transfer function can be found by substituting the numerator and denominator from 
(254) into (143). 
= —+ ^ ^ 
633" +<3,^ +<3() j 
Which can also be expressed as: 
where 
e/g = 63 (261) 
^ = 62 4" '^2 (262) 
</, = 6, + - a, (263) 
^0 = 6(, + ao (264) 
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The poles migrate as the feedback factor varies. For a given feedback factor, the closed-loop pole 
locations are given by: 
, ^ ,2 ,^n)= ,^1X2^3) (265) 
The closed-loop DC gain is computed by substituting s=0 in (259). 
4, = (266) 
To ensure that only stable closed-loop systems are considered, constraints were added to the design 
specification file to ensure that all the closed-loop poles lie in the left half-plane. Using the variables 
defined in (265) and (266), the transfer function of (259) can be expressed as: 
Slew-Rate 
Due to their architectural similarity, the slew-rate analysis of the standard fully differential amplifier 
given in section 0 applies to the telescopic cascode amplifier as well. The slew-rate for the telescopic 
cascode can be written as: 
SR = (268) 
c<> 
where is the tail current and Co is the output node capacitance given in (224) and (250) 
respectively. 
Linear Step Response 
The closed-loop system's transient step response computed using the inverse Laplace Transform is 
given in (269). 
(f) = ' *5 ' {1 + ' 2^" ' + &2 ' ^  ' j (269) 
The variable ^ represents the magnitude of the input step and the coefficients of the exponentials are 
given by (270)-(272). 
_ (1 -PJZ^-PJZ,) 






Due to nonlinearity, ±e real transient response and (269) will not exactly agree. For example, for 
large input steps, the amplifier may initially slew toward the final value. Furthermore, as the node 
voltages and branch currents deviate from their quiescent values with signal swing, the small-signal 
parameters of the devices vary. Despite the fact that the response of (269) is inexact, designers still 
find it useful to look at these expressions nonetheless. 
This section describes the design specification file for the fully-differential two-stage amplifier shown 
in Fig. 67. The first stage consists of transistors MIA, M IB, M2A, M2B, and M3 while the second 
stage is made up by M4A, M4B, M5A and M5B. The compensation network is comprised of 
capacitors Cc* and Ccn and the resistors Re* and Res. 
The Two-Stage Amplifier 
-W\A AA/V-
Fig. 67 Schematic diagram of a two-stage amplifier 
Degrees of Freedom 
The degrees of freedom used for the two-stage amplifier are listed in Table 55. 
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Table 55 Degrees of freedom used to characterize the two-stage amplifier 
Fgg;, *"262, tggj, fggj. Excess biases of devices M1-M5 (V) 
Z.?, Aj, 2* Lengths of devices M1-M5 (m) 
f Total power consumption (W) 
Supply voltages (V) 
KfCW Common-mode input voltage (V) 
Q Capacitive load (F) 
DAR7, DARJ, Desired aspect ratios of devices M1-M5 
Feedback factor, for closed-loop configuration 
h Settling accuracy parameter 
Common-Mode Output Voltage 
The upper limit on the common-mode output voltage is imposed by M4A and M4B. The maximum 
common-mode output voltage for which they operate in saturation is given by: 
(27j) 
where is the quiescent voltage on nodes /?/„ and M;*. Likewise, the lower limit is imposed by 
M5A and M5B. To operate in saturation, the common-mode output voltage must not drop below a 
certain level. 
(274) 
To ensure only viable designs are considered, the following constraint was added to the design 
specification file. 
^OCAY(min) — ^OCM(max) (^5) 
The choice of common-mode output voltage affects the magnitude of the maximum undistorted 
differential output signal that the amplifier can produce. To ensure a large differential output signal 
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swing capability, the common-mode output voltage is normally chosen to be near the middle of the 
acceptable range. However, since the required common-mode output voltage is commonly specified 
by the application, it was included as a degree of freedom in the design specification file. 
Maximum Differential Output Swing 
Normally, the transistors associated with the second stage are the ones that limit the maximum 
differential output signal swing. For a perfectly matched circuit with a differential input of zero volts, 
the voltages at «00 and are equal. As the magnitude of the differential input voltage increases, 
v(»m,) or v(fw) increases while the other decreases. At some point, the magnitudes of the deviations 
become so large that one or more of the transistors leaves saturation. The relationships are illustrated 
in Fig. 68. 
Fig. 68 Large-signal output node voltages as a function of the differential input voltage 
Requiring that M5A and M5B operate in saturation determines the minimum voltages at the output 
nodes. 
The points where M4A and M4B leave saturation correspond to the maximum nodal output voltage. 
Using the large-signal expressions and solving for the exact points where M4A and M4B leave 
saturation yields complicated analytical expressions. Although coding the required expressions is 
possible in Design Space Explorer, knowing the exact value of the maximum output voltage is not 
necessary. Errors as large as a few percent of the total output voltage swing are acceptable. For this a 
reason, a simple approximation of the maximum output voltage is employed. Fig. 69 illustrates the 
technique used to estimate the point where M4A leaves saturation. 
M4B Ohmic M4A Ohmic 
M5A Ohmic M5B Ohmic 
(276) 
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Fig. 69 Approximating the point where M4A leaves saturation 
Fig. 69 shows the transfer characteristic of the second-stage (M4A and M4B). The maximum output 
voltage, labeled P, is the point where M4A leaves saturation. Mathematically, P is the point where 
(277) is satisfied. 
^ = ^+1^1 (277) 
Thus P lies at the intersection of the line and the transfer characteristic. Since the 
expression for is cumbersome, finding f can be troublesome. Since the nearby point, P, is a 
good approximation of f and it is found with much less difficulty, P is used instead, f is found 
by approximating in (277) with the linear approximation of (278). 
4 - Pig ) (278) 
The variables Foe* represent the quiescent voltages at nodes and respectively and ^2 is 
the small-signal gain evaluated at the quiescent point. 
/f, = (279) 
g^4 + 
Solving for P results yields an approximate expression for the maximum output voltage. 
T/ _ " -^2 ""^4) /non\ j—1 VZOU) 
The maximum positive voltage excursion on either of the output nodes from the common-mode 
voltage is given by: 
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(281) 
Likewise the magnitude of the largest negative voltage excursion on either of the output nodes from 
the common-mode value is: 
(282) 
This corresponds to the maximum single-ended swing at or The maximum peak-peak 
differential swing is twice as large. 
= 4 (283) 
Operating Point 
The total DC current consumed by the amplifier is given by: 
Aw - ^ Ao4 - % (284) 
The ratio of current consumed by the output stage to that of the input stage is given by 8. 
g _ Ac4/i _ 2/^4 (285) 
AlS3 ^DS3 
The remaining device currents can be expressed in terms of 7^/ and 6 as summarized in Table 56. 




Ml drain to source and M2 
source to drain currents 
/ / /ofc/ 
(l 4- 0) 
M3 drain to source current 
(Tail Current) 
/ 
^ ' Lw 
2(1+e) 
M4 source to drain current 
^JD4 
M5 drain to source current 
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Assuming the common-mode input and output voltages are known, all the node voltages can be 
determined. The tail voltage can be expressed as: 
^ KfCM " (^gBl ^T1 J (286) 
where F)cM is the common-mode input voltage, Kgg/ is Mi's excess bias voltage, and Pry is Mi's 
threshold. Due to the body-effect, the threshold voltage has a slight dependence on Since the 
threshold voltage is not constant, (286) is not an explicit expression for Finding the exact value 
of the threshold requires the solution of a nonlinear equation. The amount of variation in the tail 
voltage, however, induced due to the body-effect is very small. Neglecting the dependency does not 
significantly impact the accuracy of the model. Therefore, the Mi's body-effect has been ignored. 
The voltages on nodes and can be expressed as: 
(f&«4 1^74!) (287) 
The voltage on the output node is assumed to be equal to the common-mode output voltage Kocw-
The circuit's nodal voltages are summarized in Table 58. 
Table 58 Nodal voltages at the operating point 
Fa/we 
K y Output 
vt 1/ Input 
y - K 
^ /CM ^ Ggl Tail 
K - K 
^ DD ^ JG4 intermediate 
^2 ^OC2 K - K 'OD 'SG2 Bias 
^DC3 %DC3 ^ ^GJ3 Bias 
Bias 
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Table 59 lists the device specific operating point voltages. Using these quantities in hierarchical 
calculations can reduce the computational complexity of the model (see 0) and improve the 
readability of the design specification Ale. 
Table 59 Device specific operating point voltages 
Quantity Value Description 
Gate-source voltage, & E {l,3,5} 
Source-gate voltage, A E {2,4} 
Ml drain-source voltage 
M2 source-drain voltage 
M3 drain-source voltage 
M4 source-drain voltage 
M5 drain-source voltage 
Constraints were added to the design specification file to eliminate solutions for which one or more 
device is not operating in saturation. 
Device Widths 
The device widths are determined by solving the large signal equations of (54) and (55) for fK. The 
expressions used to compute the device widths are listed in Table 60. 
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Table 60 Device width calculations 
Width of device k, & e {1^,5} 
A7™(l + V„a) 
Width of device k, A E {2,4} 
Vili+V™) 
Small-Signal Model 
For differential excitation, the tail node acts as a virtual ground. Under these conditions, the 
small-signal model of the overall circuit is equivalent to the small-signal model of the half-circuit. 
Fig. 70 contains a schematic diagram of the small-signal model. To simplify the model, parallel 
capacitances and conductances are lumped together as described in equations (288) through (292). 
Ct = + Cgs4 (288) 
Co = (289) 
(290) 
(291) 
= I/#,. (292) 
I 
Fig. 70 Small signal model of a two-stage amplifier 
As in the case of the telescopic cascode amplifier, the small-signal model of Fig. 70 is small enough 
that its analytical response can be determined without the assistance of a computer. However, the 
task is arduous and susceptible to errors. Upon completion, the resultant expressions are too 
complicated to be tractable. Because the expressions are so complicated, factorizations arc unlikely 
to be obtained by hand without making simplifying assumptions (which sacrifice accuracy). For 
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these reasons, hand calculations were avoided, and the exact analytical response was computed using 
the computer arithmetic software package Maple\ Table 61 contains the Maple script used to 
determine the differential transfer function. When the script is executed, Maple computes the transfer 
function and generates the optimized Fortran code required to implement it. Table 62 contains a 
listing of the resultant Fortran code generated by Maple. These expressions are easily adapted for use 
with Design Space Explorer using a text editor. 
Table 61 Maple script used to generate the code to compute the differential response 
" Maple is a trademark of Waterloo Maple Inc. 
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# Maple script to analyze the small-signal response of a two-stage 
amplifier 
# Includes a resistor in series with the miller compensation capacitor 
# to flip the rhp zero into the Ihp 
# admittance of compensation network 
yc:=s*cgd4+l/(1/gc+l/s/cc) 
# sum currents at node nl 
s*cgdl*(vl-vid)+gml*vid+(gdd+s*cl)*vl+(vl-vod)*yc: ; 
vl:=solve(%,vl) : ; 
# sum currents at output 
(vod-vl)*yc+gm4*vl+(gdo+s*cO)*vod:; 
solve(%,vod) : ; 
vod:^collect(%,s): ; 
Hd:=vod/vid:; 
n:=collect (nunter (Hd) , s) ; 
d:=collect(denom(Hd),s,factor); 
# denominator coefficients 
bOt := subs(s=0,d); 
bit := coeff(d,s^l); 
b2t := coeff(d,s"2); 
b3t := coeff(d,s^3); 













Table 62 Fortran code that computes the coefficients of the differential transfer function 
a20 = -gml 
a21 = cgdl 
alO = -gm4*gc 
t4 = gm4*cc 
all = cgd4*gc+gc*cc-t4 
a!2 = cgd4*cc 
bO = gdo*gdd*gc 
t6 = cc*gdo 
t9 = gdd*cc 
bl = t6*gdd+t4*gc+t9*gc+t6*gc+gdo*cgd4*gc+gdo*cgdl*gc+gdo*cl*gc+gd 
#d*cgd4*gc+c0*gdd*gc+gm4*cgd4*gc 
t31 = cc*cO 
t36 = c0*cgd4 
t38 = cl*cgd4 
t40 = cO*cgdl 
t42 = cO*cl 
t44 = cgdl*cgd4 
b2 = t4*cgd4+t6*cgd4+cl*cc*gc+cgdl*cc*gc+t6*cgdl+t31*gc+t9*cgd4+t3 
#l*gdd+t€*cl+t36*gc+t38*gc+t40*gc+t42*gc+t44*gc 
b3 = (t44+t40+t42+t36+t38)*cc 
The resultant open-loop differential transfer function is of the form: 
where the numerator and denominator coefficients are computed using the code in Table 62. As 
discussed in 0, the common-mode transfer function is usually not of interest when fully-differential 
signaling is employed. The small-signal transconductances were computed using (61) and (62) while 
the output conductances were determined using (63) and (64). Fully expanding the product in the 




where the numerator coefficients are given by: 
«g = <3g,a,2 (295) 
», =(*2,4,1 + *20*12) (296) 
»i =(*21*10+*20*11) (297) 
M,, = *20*10 (298) 
To compute the frequency response, the capacitive parasitics must be determined. In order to 
accurately estimate the parasitics, knowledge of the specific layout is required. Since the transistor 
layouts are typically not available at the design space exploration phase, specific layout styles were 
assumed for the transistors. An effort was made to choose appropriate layout styles. However, if 
they are not suitable for a specific application the diffusion area and perimeter calculations will need 
to be modified. 
MIA and MIB are assumed to be laid-out using the scheme of 0. M2A, M2B, M5A, and M5B using 
the technique of 0. M3, M4A, and M4B are laid-out using the technique described in 0. Tables 63 
and 64 show the calculations used to compute the diffusion perimeters and areas. Table 65 shows the 
calculations used to determine the number of fingers in the transistor layouts that most closely 
achieve the desired aspect ratios. 
Table 63 Diffusion perimeter calculations for the two-stage amplifier 
Name Diffusion Perimeter 
Po, D1A,D1B PK, +7VF, 
SI 
7VF, \ ' / 
D2A, D2B ^ + TVF, - jS 
D3 ff, + AfF, - /) 
few D4A, D4B 
D5A, D5B 
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The procedure used to estimate the parasitic capacitances of a FET operating in saturation is 
described in section 0. Table 66 details the equations used to compute the sizes of the relevant 
parasitic elements. The parasitic elements that have fixed DC potentials across them have been 
omitted. They are shorted in the small-signal model and therefore can be neglected. 
Table 66 Parasitic capacitance calculations for the two-stage amplifier 
Name Capacitance Calculation 
QaK C„,r,l», *e {1.3,5} 
C^,WkL0, te {2,4} 
Qsl CimWtLD +|c„„WlL1 
r ^g«4 c,«„W,Ld +|c^i4 
r 
c A  C P  
r 
d+ 
r w r p 
(i+to-u/fa.r' ' 
C  A  C P  








The locations of the poles and zeros are determined via (300)-(302). 
, ^ ,,2 ,Cs}= , 6,, 6^, 6 J (300) 
{Z, ,Z,}= ,0,,,^) (301) 
-a 
_ S ml Z, = —aL = (302) 
^21 
The DC gain is computed by substituting a=0 in (293). 
^ _ ^10 ' ^20 _ gml ' gm4 
^0 & jof ^ jo 
The overall DC gain given in (303) is the product of the DC gains of the individual stages. The gains 
of the first and second stages are given in (304) and (305) respectively. 
4 , ,= -— (304)  Sdd 
4,2=-— (305) 
Closed-Loop Response 
If the two-stage amplifier of Fig. 67 is used as the amplifier in a feedback configuration, then the 
closed-loop transfer function can be found by substituting the numerator and denominator from (294) 
into (143). 
^ 63^ + 62^ 4- 6,3 + 60 + +«2-^ + 
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Which can also be expressed as: 
where 
(/^ = 63 + M] (308) 
^2 = 0 ' %2 (309) 
(/, = 6, 4- )8 », (310) 
^o=6„ + )3 (311) 
The poles migrate as the feedback factor varies. For a given feedback factor, the closed-loop pole 
locations are given by: 
{^1,^/2,^/3}= rooWy(<W,aW) Q12) 
The closed-loop DC gain is computed by substituting f=0 in (307). 
4 /= - r  (313)  
To ensure that only stable closed-loop systems are considered, constraints were added to the design 
specification file to ensure that all the closed-loop poles lie in the left half-plane. Using the poles 
defined in (312), the zeros given in (301) and (302), and the DC gain given in (313), the transfer 
function of (307) can be expressed as: 
O M A,-( \ -S IZ,U)-S IZM-slZi)  n M ,  
Linear Step Response 
The closed-loop system's transient step response computed using the inverse Laplace Transform is 
given in (315). 
^ M  =  4 ,  4  +  +  & 2  -  f '  +  & 3  -  }  ( 3 1 5 )  
The variable ^ represents the magnitude of the input step and the coefficients of the exponentials are 
given by (316)-(318). 
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( i -p„„ / z ,X i -p , „ / z ,X i -^ i / z 1 )  (316) 
(1 ~ -P:,2./Z|Xl ~ P«,lZ-J) ~ P,ll/Z3) ( l-PM /P,Jl-P. ,2!K-n) (317) 
^  _  ( l -P  /7  V i -P  /7V1-P  /Z j  (318) 
Due to nonlinearity, the real transient response and (315) will not exactly agree. For example, for 
large input steps, the amplifier may initially slew toward the Anal value. Furthermore, as the node 
voltages and branch currents deviate from their quiescent values with signal swing, the small-signal 
parameters of the devices vary. Despite the fact that the response of (315) is inexact, designers still 
find it useful to look at these expressions nonetheless. 
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CHAPTER 7. A SIMPLE CMOS TRANSRESISTOR 
A paper published in IEE Electronics Letters 
Mark E. Schlarmann and Randall L. Geiger 
Abstract 
A simple highly linear transresistor is reported. Simulation and experimental results are presented. 
Introduction: 
Due to the nonlinear I-V characteristics of the MOS transistor, distortion is a serious problem in MOS 
resistive circuits (MRC's). As a result, several linearization techniques for MRC's have emerged. 
Most reported techniques have been derived by inspection of simple analytical device models to 
deduce the conditions under which full or partial suppression of nonlinear terms takes place (e.g. [46, 
47]). In practice, these circuits do not perform as well as predicted because the simple analytical 
models used in their development do not accurately model the distortion characteristics of a MOS 
transistor [48-50]. With two notable exceptions [51, 52], neglecting mobility variation appears to be 
the dominant source of modeling error contributing to the residual nonlinearities [49, 50]. In this 
letter we report a simple and compact transresistor with linearity characteristics that compare 
favorably with the most linear, higher-complexity transresistors previously reported. 
Proposed Circuit: 
The proposed transresistor is shown in Fig. la. I^As is large enough to ensure that M2 is strongly 
inverted and saturated. M2 bootstraps the gate voltage of Ml to its drain. The offset provided by the 
bootstrap circuit is larger than the threshold voltage of M1 ensuring that for non-negative input 
currents Ml operates in the linear region. I&, develops a voltage V, at the drain of Ml. The 
relationship between 1^ and V, is highly linear. Bootstrapping Vo to V,, in turn, establishes a linear 
relationship between 1^ and Vo. The linearity is actually improved by the imperfect level-shift 
circuit. The channel conductance of M2 causes a slight fluctuation in the gate-drain voltage of Ml. 
This variation partially offsets the nonlinearities. 
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(a) (b) (c) 
Fig. 71 Single-ended transresistors (a) proposed, (b) Banu, and (c) Wyszynski 
Assuming a high-impedance current source, the transresistance gain is approximately: 
L, 
O-A. (fig ) 
(319) 
where gni and got are the small-signal model parameters of Ml, V,Q is the quiescent value of V,, and 
VyiQ is threshold voltage of Ml at the quiescent point. 
Simulation Results 
Two of the most linear single-ended transresistors reported are included in Fig. 1. The structure of 
Fig. lb from Banu [46] achieves partial cancellation of even-ordered nonlinearities in the absence of 
mobility degradation. The transconductor by Wyszinski [53] configured as a transresistor is shown in 
Fig. 1 c. The latter circuit requires an amplifier but if the often used, symmetric models are used for 
the MOSFETs, a linear transresistance is obtained. 
The transresistors of Fig. 1 were each designed to achieve a nominal transresistance of lOKil in a 
0.25|l 2.5V CMOS process. Simulations were performed with HSPICE using a BSIM3 (Level 49) 
model. A single p-channel transistor was used to provide kiAs for the proposed circuit and a linear 
single-pole macro-model was used for the amplifier of Fig. 1c. A sinusoidal input current 
superimposed on a quiescent current of 25uA was applied at the inputs. Fig. 2 shows a comparison of 
the total harmonic distortion (THD) as a function of the output swing. From these results, it is 
apparent that the proposed transresistor is substantially more linear than the existing structures for 
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Fig. 72. Total harmonic distortion for single-ended structures 
Balanced versions of the transresistors of Fig. 1 were simulated by exciting two single-ended 
transresistors differentially. The quiescent operating points and the nominal transresistances were the 
same as used for the single-ended simulations. The simulations show that the THD is reduced by 
more than 40dB via the use of balanced structures for differential swings up to 2V. The linearity 
characteristics of the proposed circuit and the Wyszynski circuit are nearly identical. Their THDs 
differ by less than 0.7 dB over the specified signal range. These two circuits exhibit at least a 6 dB 
reduction in THD over the output signal swing range when compared with the Banu structure. 
The transresistors of Fig. 1 are not suitable for driving resistive loads because they do not have low 
output impedances. A low output impedance transresistor can be realized by putting a transconductor 
in the feedback path of an op-amp as shown in differential form in Fig. 3a. This circuit was simulated 
using the subcircuits of Figures 3b and 3c to realize the resistive feedback network Fig. 3b shows a 
balanced version of the proposed transresistor configured as a differential-in/differential-out 
transconductor. Fig. 3c shows the popular Czamul/Song [47] transconductor. Using simple analytical 
models for the MOS transistors, both even- and odd-ordered nonlinearities are cancelled. Practically, 
mobility degradation limits the performance of the circuit. 
Application in a Transresistance Gain Stage: 
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'a# 








Fig. 73. Application as a transresistance gain stage (a) Gain stage using a transconductance feedback 
network, (b) balanced version of the proposed circuit, and (c) Czamul/Song circuit 
Fig. 4 shows the simulated THD as a function of the output swing for low-frequency sinusoidal 
differential input currents ranging from 5pA to 80pA. These simulations suggest the new circuit 
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Fig. 74. Total harmonic distortion of the transresistance gain stage for two different feedback 
networks 
Experimental Results: 
The proposed circuit was constructed using a transistor array fabricated in a 5|i CMOS process. 
Since the devices were prefabricated, no attempt was made to optimize the individual or relative 
device sizes. Device dimensions were Wl/Ll = 42/5 and W2/L2 = 42/7 in pjn. The circuit was 
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tested at supply voltages of 5 and 10V. For the 5V case, the transresistance gain was 2.5 kA. The 
max. deviation from linear relative to the full-scale deflection was ±0.35% for an output swing of 
1.5V. For the 10V case, the transresistance gain was 1.6 kO. The max. deviation from linear was 
±0.4% for an output swing of 5V. Even better performance could be achieved by optimizing the 
device sizes and/or by implementing balanced versions of the circuit. 
Conclusions: 
A simple, compact transresistor was introduced. Simulations show its linearity properties are 
attractive when compared to some of the best transresistors reported in the literature. Experimental 
results from a single-ended structure indicate a linearity deviation bound by ±0.35% over a voltage 
swing of 1.5 Vp-p. Balanced versions of the circuit are even more linear. 
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CHAPTERS. CONCLUSION 
This dissertation is a compilation of papers related to three different topics. The remainder of this 
chapter briefly summarizes the work that has been done and lists the basic contribution(s) associated 
with each topic. 
Multistage Multipath Compensated Amplifier and Related Dipole 
Mismatch Tuning Technique 
In order to truly realize entire mixed-signal systems on a chip and leverage the benefits of advanced 
process technologies, new low-voltage compatible amplifier topologies need to be developed. 
In this context, a multipath-compensated multistage amplifier was introduced. These structures are 
compatible with low-voltage supplies because they use horizontal techniques (cascading) rather than 
vertical techniques (device stacking) to achieve large DC gains. When properly designed, these 
amplifiers are inherently first-order and do not suffer a reduction in the achievable gain-bandwidth 
product due to the process of compensation. 
The technique relies upon pole-zero cancellation for proper operation. Absent techniques that ensure 
accurate pole-zero cancellations, these architectures are not practical for high-speed applications. 
This is due to the fact that imperfect cancellations result in the appearance of slow-settling 
components in the transient response. To overcome this problem, structures that inherently ensure 
accurate cancellation or those that tune themselves to compensate for variations need to be developed. 
A tuning strategy for a two-stage multipath-compensated amplifier was developed. It is based upon 
the observation that if the low-frequency pole leads the zero, the step-response is underdamped. 
Conversely, if the zero leads the pole, it is overdamped. By sensing the slope of the transient step 
response after a certain delay, the relationship between the location of the pole and the zero can be 
determined. Utilizing this information, a bias current is adaptively adjusted to modify the location of 
the pole relative to the zero. The process is repeated many times driving the pole-zero mismatch 
down to an acceptable level. The concept was experimentally verified using a prototype fabricated in 
a 0.25n CMOS process. 
The difficulty of tuning an amplifier's dipole mismatches compounds with the number of stages in the 
amplifier. The insight gained in developing a tuning strategy for the two-stage amplifier has led to a 
methodology for tuning an amplifier with three or more stages. Preliminary simulations predict the 
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technique is viable. Hardware implementation will probably require a digital signal processor in the 
tuning loop. 
Contributions 
The author's contributions associated with this project are: 
» Developed a compensation technique for a multistage amplifier that does not sacrifice the 
GBW product as additional stages are cascaded. 
» Technique for sensing and tuning dipole mismatch in a two-stage multipath-compensated 
amplifier was conceived, implemented, and experimentally proven. 
» A method for solving the more difficult problem of tuning the dipoles' mismatches in a 
multipath-compensated amplifier composed of three or more stages was proposed and 
simulated. 
Design Space Explorer 
Design optimization tools that eliminate human interaction altogether may impede the acquisition of 
designer knowledge and thus delay or stall the progression to new or improved circuit topologies. 
Using an equations-based approach to explore a design space is one way that designers can gain 
valuable insight into the available design tradeoffs. The enhanced understanding gained by the 
designer will result in better design realizations and might accelerate the progression to improved 
topologies in the future 
Except in the simplest of cases, exploring a design space by hand is impractical. To address this 
issue, an interactive, network-centric circuit design tool and design knowledge repository has been 
developed. They allow a designer to interactively explore a circuit design space of pre-characterized 
circuit topologies using a convenient graphical user interface. Users can extend the system to include 
new or custom circuit topologies by writing their own design specification files. 
Contributions 
The author's contributions associated with this project are: 
# Desigm Exp/orer - an interactive CAD tool used to explore a design space. 
Published on the World-Wide-Web for others to use. 
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* DSE models for the fully-differential, the telescopic-cascode, and the two-stage amplifiers. 
MOS Transresistor 
Due to their large area requirements, polysilicon resistors are not an attractive option for some 
integrated applications. A new transresistor was developed that offers a more area-efRcient way to 
convert signal currents into signal voltages. The new structure is very simple. It consists of two 
transistors and a current source. Simulations predict that the linearity of the new structure compares 
favorably with other transresistors that have reported in the literature. Yet, the complexity of the new 
structure is very low in comparison. 
Contribution 
The author's contributions associated with this project are: 
» A new transresistor that exhibits reasonable linearity yet offers a very compact realization. 
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APPENDIX 1. ACCOMPANYING CD-ROM AND 
OPERATING INSTRUCTIONS 
The accompanying CD-ROM contains a copy of the Design Space Explorer source code and 
documentation. Although it should be possible to inspect the source code on any machine capable of 
reading an ISO compatible CD-ROM, to compile and execute it will require Sun Microsystem's Java' 
Compiler and Java Runtime Environment. The code has been compiled and tested compatible with 
version 1.4 of the Java Development Kit which is freely available on the web at http://iava.sun.com 
Java is a registered Trademark of Sun Microsystems Inc. 
